IP Library Granted Patent US 12,628,591
Granted Patent B2
US 12,628,591 · App. 18/562,082 · Granted May 12, 2026

Etching method and method for producing semiconductor element

Inventor: Kazuma Matsui (Tokyo, JP)
Assignee: Resonac Corporation
H01L21/31116H01L21/3065C09K13/08
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,628,591
App. No.
18/562,082
Granted
May 12, 2026
Kind
B2
Abstract

Provided is an etching method capable of selectively etching an etching object containing silicon nitride as compared with a non-etching object while the generation of particles and a variation in etching rate are suppressed. The etching method includes an etching step of bringing an etching gas containing more than 20% by volume of nitrosyl fluoride into contact with a member to be etched ( 12 ) having an etching object that is to be etched by the etching gas and having a non-etching object that is not to be etched by the etching gas, to selectively etch the etching object as compared with the non-etching object without plasma. The etching object contains silicon nitride.

Claims (22)

1 . An etching method comprising:

an etching step of bringing an etching gas containing 30% or more by volume of nitrosyl fluoride into contact with a member to be etched having an etching object that is to be etched by the etching gas and having a non-etching object that is not to be etched by the etching gas, to selectively etch the etching object as compared with the non-etching object without plasma, wherein,

the etching object contains silicon nitride,

and the etching gas is a gas exclusively containing nitrosyl fluoride or a mixed gas containing nitrosyl fluoride and a dilution gas.

2 . The etching method according to claim 1 , wherein the non-etching object is at least one of silicon oxide and amorphous carbon.

3 . The etching method according to claim 2 , wherein in the etching step, a temperature condition is 50° C. or more and 250° C. or less.

4 . The etching method according to claim 1 , wherein an etching selectivity that is a ratio of an etching rate of the etching object to an etching rate of the non-etching object is 10 or more.

5 . A method for producing a semiconductor element, the method using the etching method according to claim 1 to produce a semiconductor element, wherein,

the member to be etched is a semiconductor substrate having the etching object and the non-etching object, and

the method comprises a processing step of removing at least a part of the etching object from the semiconductor substrate by the etching.

6 . The etching method according to claim 2 , wherein an etching selectivity that is a ratio of an etching rate of the etching object to an etching rate of the non-etching object is 10 or more.

7 . The etching method according to claim 3 , wherein an etching selectivity that is a ratio of an etching rate of the etching object to an etching rate of the non-etching object is 10 or more.

8 . A method for producing a semiconductor element, the method using the etching method according to claim 2 to produce a semiconductor element, wherein,

the member to be etched is a semiconductor substrate having the etching object and the non-etching object, and

the method comprises a processing step of removing at least a part of the etching object from the semiconductor substrate by the etching.

9 . A method for producing a semiconductor element, the method using the etching method according to claim 3 to produce a semiconductor element, wherein,

the member to be etched is a semiconductor substrate having the etching object and the non-etching object, and

the method comprises a processing step of removing at least a part of the etching object from the semiconductor substrate by the etching.

10 . A method for producing a semiconductor element, the method using the etching method according to claim 4 to produce a semiconductor element, wherein,

the member to be etched is a semiconductor substrate having the etching object and the non-etching object, and

the method comprises a processing step of removing at least a part of the etching object from the semiconductor substrate by the etching.

11 . The etching method according to claim 1 , wherein the etching gas contains nitrosyl fluoride at 33.3% by volume or more.

Assignments (2)
CHANGE OF ADDRESS Recorded Feb 9, 2024
From: RESONAC CORPORATION
To: RESONAC CORPORATION
Reel/Frame 066547/0677 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 17, 2023
From: MATSUI, KAZUMA
To: RESONAC CORPORATION
Reel/Frame 065605/0204 →
Priority Claims (1)
JP 2021-085388 · May 20, 2021 · national
Continuity (1)
Related Publication 20240249952A1 · Jul 25, 2024
References Cited (16)
US 4356252A · Lee · 1982 [cited by examiner]
US 10529581B2 · Hsu et al. · 2020 [cited by applicant]
US 20050082002A1 · Sato et al. · 2005 [cited by applicant]
US 20110259370A1 · Kameda · 2011 [cited by examiner]
US 20140248783A1 · Kameda · 2014 [cited by examiner]
US 20140357085A1 · Moriya · 2014 [cited by examiner]
US 20160181116A1 · Berry, III et al. · 2016 [cited by applicant]
US 20190206696A1 · Hsu et al. · 2019 [cited by applicant]
US 20230395389A1 · Iwasaki · 2023 [cited by examiner]
US 20240153778A1 · Iwasaki · 2024 [cited by examiner]
US 20240282593A1 · Nakano · 2024 [cited by examiner]
US 20240363356A1 · Matsui · 2024 [cited by examiner]
JP 2005101583A · 2005 [cited by applicant]
JP 2021509538A · 2021 [cited by applicant]
TW 201931468A · 2019 [cited by applicant]
WO WO2008117258A2 · 2008 [cited by examiner]