IP Library › Granted Patent US 12,614,669
Granted Patent B2
US 12,614,669 · App. 18/585,603 · Granted Apr 28, 2026

Multilayer ceramic capacitor including a dummy electrode

Inventors: Seonho Kim (Suwon-si, KR); Chae Min Park (Suwon-si, KR); Yong-Won Seo (Suwon-si, KR); Youngjun Cha (Suwon-si, KR)
Assignee: SAMSUNG ELECTRO-MECHANICS CO., LTD.
H01G4/012H01G4/2325H01G4/30
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,614,669
App. No.
18/585,603
Granted
Apr 28, 2026
Kind
B2
Abstract

A multilayer ceramic capacitor includes: a ceramic body; external electrodes each including a connection portion covering a part of an end surface of the ceramic body in a length direction, and a band portion extending from the connection portion and covering a part of both side surfaces of the ceramic body in a width direction and a part of one surface in a thickness direction; a plurality of internal electrodes stacked within the ceramic body with a dielectric layer interposed therebetween and alternately connected to the external electrodes, respectively; cover layers respectively disposed outside the plurality of internal electrodes along the thickness direction within the ceramic body; and a dummy electrode disposed within the first cover layer, wherein the first cover layer includes an exposed surface, which is a portion of the end surface exposed by the connection portion.

Claims (69)

1 . A multilayer ceramic capacitor comprising:

a ceramic body having a predetermined size of length, width, and thickness, with the thickness being smaller than the width;

first and second external electrodes respectively including first and second connection portions covering a part of both end surfaces spaced apart from each other along a length direction of the ceramic body, and first and second band portions extending from the first and second connection portions, respectively, and covering a part of both side surfaces of the ceramic body in a width direction and a part of one surface in a thickness direction;

a plurality of first and second internal electrodes stacked within the ceramic body with a dielectric layer interposed therebetween and alternately drawn out to the both end surfaces of the ceramic body to be connected to the first and second external electrodes, respectively;

first and second cover layers respectively disposed outside on both sides of the plurality of first and second internal electrodes in the thickness direction within the ceramic body; and

a dummy electrode disposed within the first cover layer,

wherein the first cover layer includes an exposed surface, which is a portion of the both end surfaces of the ceramic body exposed by at least one of the first and second connection portions, and

the dummy electrode is in contact with the exposed surface or spaced apart from the exposed surface in the length direction.

2 . The multilayer ceramic capacitor of claim 1 , wherein

a length L 1 of the dummy electrode is a distance between both ends of the dummy electrode along the length direction,

a length L 2 of one of the first and second band portions is a distance between an adjacent end surface of the both end surfaces of the ceramic body or an imaginary extension thereof and an edge of the one of the first and second band portions opposite the adjacent end surface of the ceramic body, and

the length L 1 of the dummy electrode is less than the length L 2 of the one of the first and second band portions.

3 . The multilayer ceramic capacitor of claim 1 , wherein

an edge of the dummy electrode opposite an adjacent end surface of the both end surfaces of the ceramic body and an edge of one of the first and second band portions opposite the adjacent end surface of the ceramic body are disposed on a same straight line in the thickness direction.

4 . The multilayer ceramic capacitor of claim 1 , further comprising:

an active region, which is a region where the plurality of first and second internal electrodes overlap in the thickness direction; and

a margin region, which is a region between the active region and one of the both end surfaces of the ceramic body,

wherein a length L 1 of the dummy electrode is a distance between both ends of the dummy electrode in the length direction,

a length L 3 of the margin region is a distance between both ends of the margin region in the length direction, and

the length L 1 of the dummy electrode is greater than the length L 3 of the margin region.

5 . The multilayer ceramic capacitor of claim 1 , wherein

the dummy electrode comprises a plurality of layers.

6 . The multilayer ceramic capacitor of claim 5 , wherein

the plurality of layers of the dummy electrode are spaced apart from one another in the thickness direction.

7 . The multilayer ceramic capacitor of claim 1 , wherein

the dummy electrode includes nickel (Ni), copper (Cu), tin (Sn), palladium (Pd), gold (Au), or alloys thereof.

8 . The multilayer ceramic capacitor of claim 1 , wherein

a thickness T 1 of the first cover layer is a distance, in the thickness direction, between an internal electrode closest to an upper surface of the first cover layer in the thickness direction among the plurality of first and second internal electrodes, and the upper surface of the first cover layer or an imaginary extension thereof,

a thickness T 2 of the second cover layer is a distance, in the thickness direction, between an internal electrode closest to a lower surface of the second cover layer in the thickness direction among the plurality of first and second internal electrodes, and the lower surface of the second cover layer or an imaginary extension thereof, and

the thickness T 1 of the first cover layer is greater than the thickness T 2 of the second cover layer.

9 . The multilayer ceramic capacitor of claim 8 , wherein

the thickness T 1 of the first cover layer is at least twice the thickness T 2 of the second cover layer.

10 . The multilayer ceramic capacitor of claim 1 , wherein

a height H of the exposed surface is a distance, in the thickness direction, between an upper surface of the first cover layer or an imaginary extension thereof and an edge of one of the first and second connection portions that is on the first cover layer,

a thickness T 1 of the first cover layer is a distance, in the thickness direction, between an internal electrode closest to the upper surface of the first cover layer in the thickness direction among the plurality of first and second internal electrodes, and the upper surface of the first cover layer or the imaginary extension thereof, and

the height H of the exposed surface is smaller than the thickness T 1 of the first cover layer.

11 . The multilayer ceramic capacitor of claim 1 , wherein

the first and second band portions extend in the length direction from the first and second connection portions and cover a portion of the second cover layer.

12 . The multilayer ceramic capacitor of claim 11 , wherein

a seed electrode layer is disposed between one of the first and second band portions and the second cover layer.

13 . The multilayer ceramic capacitor of claim 12 , further comprising:

an active region that is a region where the plurality of first and second internal electrodes overlaps in the thickness direction; and

a margin region that is a region between the active region and one of the both end surfaces of the ceramic body,

wherein a length L 3 of the margin region is a distance between both ends of the margin region in the length direction,

a length L 4 of the seed electrode layer is a distance between an adjacent end surface of the both end surfaces of the ceramic body or an imaginary extension thereof and an edge of the seed electrode layer that is opposite the adjacent end surface of the ceramic body, and

the length L 4 of the seed electrode layer is greater than the length L 3 of the margin region.

14 . The multilayer ceramic capacitor of claim 13 , wherein

a length L 2 of the one of the first and second band portions is a distance between the adjacent end surface of the ceramic body or the imaginary extension thereof and an edge of the one of the first and second band portions that is opposite the adjacent end surface of the ceramic body, and

the length L 4 of the seed electrode layer is less than the length L 2 of the one of the first and second band portions.

15 . A multilayer ceramic capacitor comprising:

a ceramic body having a predetermined size of length, width, and thickness, with the thickness being smaller than the width;

first and second external electrodes respectively including first and second connection portions covering a part of both end surfaces spaced apart from each other along a length direction of the ceramic body, and first and second band portions extending from the first and second connection portions, respectively, and covering a part of both side surfaces of the ceramic body in a width direction and a part of one surface in a thickness direction;

a plurality of first and second internal electrodes stacked within the ceramic body with a dielectric layer interposed therebetween and alternately drawn out to the both end surfaces of the ceramic body to be connected to the first and second external electrodes, respectively;

first and second cover layers respectively disposed outside on both sides of the plurality of first and second internal electrodes in the thickness direction within the ceramic body; and

a dummy electrode disposed within the first cover layer,

wherein the first cover layer includes an exposed surface, which is a portion of the both end surfaces of the ceramic body exposed by at least one of the first and second connection portions, and

the dummy electrode protrudes outwardly from the exposed surface.

16 . The multilayer ceramic capacitor of claim 15 , wherein

a length L 1 of the dummy electrode is a distance between both ends of the dummy electrode along the length direction,

a length L 2 of one of the first and second band portions is a distance between an adjacent end surface of the both end surfaces of the ceramic body or an imaginary extension thereof and an edge of the one of the first and second band portions that is opposite the adjacent end surface of the ceramic body, and

the length L 1 of the dummy electrode is less than the length L 2 of the band portion.

17 . A multilayer ceramic capacitor comprising:

a ceramic body having a predetermined size of length, width, and thickness, with the thickness being smaller than the width;

first and second external electrodes respectively including first and second connection portions covering a part of both end surfaces spaced apart from each other along a length direction of the ceramic body, and first and second band portions extending from the first and second connection portions, respectively, and covering a part of both side surfaces of the ceramic body in a width direction and a part of one surface in a thickness direction;

a plurality of first and second internal electrodes stacked within the ceramic body with a dielectric layer interposed therebetween and alternately drawn out to the both end surfaces of the ceramic body to be connected to the first and second external electrodes, respectively;

first and second cover layers respectively disposed outside on both sides of the plurality of first and second internal electrodes in the thickness direction within the ceramic body; and

a dummy electrode disposed within the first cover layer,

wherein the first cover layer includes an exposed surface, which is a portion of the both end surfaces of the ceramic body exposed by at least one of the first and second connection portions, and

the dummy electrode is located at a vertical position higher than upper ends of the first and second connection portions in the thickness direction with respect to the one surface of the ceramic body covered by the first and second band portions.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 26, 2024
From: KIM, SEONHO; PARK, CHAE MIN; SEO, YONG-WON; CHA, YOUNGJUN
To: SAMSUNG ELECTRO-MECHANICS CO., LTD.
Reel/Frame 066556/0290 →
Priority Claims (1)
KR 10-2023-0031803 · Mar 10, 2023 · national
Continuity (1)
Related Publication 20240304386A1 · Sep 12, 2024
References Cited (23)
US 3496434A · Prokopowicz · 1970 [cited by examiner]
US 3721871A · Heron · 1973 [cited by examiner]
US 5894401A · Asakura · 1999 [cited by examiner]
US 20080123249A1 · Kunishi · 2008 [cited by examiner]
US 20100118467A1 · Takeuchi · 2010 [cited by examiner]
US 20120019978A1 · Yoshida · 2012 [cited by applicant]
US 20120188682A1 · Sato · 2012 [cited by examiner]
US 20150016014A1 · Park et al. · 2015 [cited by applicant]
US 20180374646A1 · Ward · 2018 [cited by examiner]
US 20190287720A1 · Mori · 2019 [cited by examiner]
US 20200152382A1 · Sakurai et al. · 2020 [cited by applicant]
US 20220172900A1 · Shimada · 2022 [cited by examiner]
US 20240395464A1 · Nishimura · 2024 [cited by examiner]
US 20250104918A1 · Lim · 2025 [cited by examiner]
US 20250191844A1 · Muramatsu · 2025 [cited by examiner]
CA 0900615A · 1972 [cited by applicant]
JP 2000106322A · 2000 [cited by applicant]
JP 2006237078A · 2006 [cited by applicant]
JP 2012044148A · 2012 [cited by applicant]
JP 2020167367A · 2020 [cited by applicant]
KR 1020150007581A · 2015 [cited by applicant]
KR 1020220103380A · 2022 [cited by applicant]
Extended European Search Report dated Feb. 3, 2025 issued in corresponding European Patent Application No. 24161418.9. [cited by applicant]