IP Library Granted Patent US 12,323,110
Granted Patent B2
US 12,323,110 · App. 18/600,732 · Granted Jun 3, 2025

Systems and methods for optimizing amplifier operations

Inventors: Dan William Nobbe (Crystal Lake, IL); David Halchin (Summerfield, NC)
H03F1/3223H03F1/0205H03F1/30H03F3/193H03F3/195H03F3/72H03G3/3036H03F2200/105H03F2200/324H03F2200/387H03F2200/451H03F2200/468
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,323,110
App. No.
18/600,732
Granted
Jun 3, 2025
Kind
B2
Abstract

Methods and systems for optimizing amplifier operations are described. The described methods and systems particularly describe a feed-forward control circuit that may also be used as a feed-back control circuit in certain applications. The feed-forward control circuit provides a control signal that may be used to configure an amplifier in a variety of ways.

Claims (33)

1. A signal amplification circuit including:

(a) an amplifier configured to receive an input signal and a control signal configured to modify an operating characteristic of the amplifier, and to generate an output signal having a desired characteristic in response to the input signal and the control signal;

(b) a control circuit configured to output a control data signal;

(c) a measurement circuit including at least one detector or analyzer configured to measure a selected characteristic of at least one data signal input or monitored signal input and to output at least one derived data signal as a function of the measurement; and

(d) a feed-forward control circuit, coupled to the amplifier, the control circuit, and the measurement circuit, the feed-forward control circuit configured to receive the input signal, analyze the input signal using an input signal monitoring circuit, generate the control signal based on the analyzed input signal and the at least one of the control data signal and the at least one derived data signal, and provide the control signal to the amplifier for impressing the desired characteristic upon the output signal.

2. The signal amplification circuit of claim 1 , wherein the feed-forward control circuit includes a look-up table, the feedforward control circuit further configured to apply to the look-up table (a) the analyzed input signal and (b) the at least one of the control data signal and the at least one derived data signal to generate the control signal.

3. The signal amplification circuit of claim 1 , wherein the at least one derived data signal represents one or more of: power level data obtained from a monitored output signal from the amplifier, temperature data, power supply data, battery data, biasing data, signal level data, voltage level data, frequency data, power level data, logic level conditions, switch position data, physical location data, mode of operation of the amplifier, a modulation format of the output signal, and/or load mismatch data.

4. The signal amplification circuit of claim 1 , wherein the input signal monitoring circuit of the feed-forward control circuit analyzes the input signal using at least one of: a power level detector, a frequency detector, a signal amplitude detector for detecting a load mismatch, a bandwidth detector, a spectral analyzer, a voltage level detector, a temperature detector, a modulation detector, and/or a circuit element detector.

5. The signal amplification circuit of claim 1 , wherein the control data may include one or more of modulation mode, frequency band, frequency of operation, power level, raw data, trigger conditions, and/or gating logic.

6. The signal amplification circuit of claim 1 , wherein the amplifier includes a signal modification block, and wherein the control signal configures the signal modification block.

7. The signal amplification circuit of claim 6 , wherein the signal modification block includes one or more of: a gain stage block, an attenuator block, a bias adjustment block, a power supply control block, a signal delay block, or a path modifier block, wherein at least one included block has one or more parameters alterable by the control signal input to reconfigure the signal modification block.

8. The signal amplification circuit of claim 1 , wherein the amplifier includes a load matching block, and wherein the control signal configures the load matching block.

9. The signal amplification circuit of claim 8 , wherein the load matching block is configurable by one or more of: matching impedances to provide a desired VSWR or desired power level transfer from the amplifier into a load, switching one or more impedance elements in or out of circuit in a tunable matching network, providing one or more control voltages to one or more variable impedances in the tunable matching network, changing a bias voltage, changing a bias current, changing a supply voltage, switching in or out one or more stages of a multi-stage gain unit, modifying the physical size of one or more elements, modifying amplifier gain, modifying amplifier phase, modifying amplifier compression points, and/or enabling or disabling one or more elements.

10. The signal amplification circuit of claim 1 , wherein the input signal is a radio frequency input signal, and wherein the amplifier includes a scalable periphery amplifier configured to receive the radio frequency input signal, the scalable periphery amplifier including a plurality of selectable unit cells for providing an adjustable amount of gain to the radio frequency input signal by applying the radio frequency input signal to a selection of one or more of the plurality of selectable unit cells.

11. A signal amplification circuit including:

(a) an amplifier configured to receive an input signal and a control signal configured to modify an operating characteristic of the amplifier, and to generate an output signal having a desired characteristic in response to the input signal and the control signal;

(b) a control circuit configured to output a control data signal;

(c) a measurement circuit including at least one detector or analyzer configured to measure a selected characteristic of at least one data signal input or monitored signal input and to output at least one derived data signal as a function of the measurement; and

(d) a feed-forward control circuit including a look-up table, the feed-forward control circuit coupled to the amplifier, the control circuit, and the measurement circuit, the feed-forward control circuit configured to receive the input signal, analyze the input signal using an input signal monitoring circuit, apply to the look-up table (a) the analyzed input signal and (b) the at least one of the control data signal and the at least one derived data signal to generate the control signal, and provide the control signal to the amplifier for impressing the desired characteristic upon the output signal.

12. The signal amplification circuit of claim 11 , wherein the at least one derived data signal represents one or more of: power level data obtained from a monitored output signal from the amplifier, temperature data, power supply data, battery data, biasing data, signal level data, voltage level data, frequency data, power level data, logic level conditions, switch position data, physical location data, mode of operation of the amplifier, a modulation format of the output signal, and/or load mismatch data.

13. The signal amplification circuit of claim 11 , wherein the input signal monitoring circuit of the feed-forward control circuit analyzes the input signal using at least one of: a power level detector, a frequency detector, a signal amplitude detector for detecting a load mismatch, a bandwidth detector, a spectral analyzer, a voltage level detector, a temperature detector, a modulation detector, and/or a circuit element detector.

14. The signal amplification circuit of claim 11 , wherein the control data may include one or more of modulation mode, frequency band, frequency of operation, power level, raw data, trigger conditions, and/or gating logic.

15. The signal amplification circuit of claim 11 , wherein the amplifier includes a signal modification block, and wherein the control signal configures the signal modification block.

16. The signal amplification circuit of claim 15 , wherein the signal modification block includes one or more of: a gain stage block, an attenuator block, a bias adjustment block, a power supply control block, a signal delay block, or a path modifier block, wherein at least one included block has one or more parameters alterable by the control signal input to reconfigure the signal modification block.

17. The signal amplification circuit of claim 11 , wherein the amplifier includes a load matching block, and wherein the control signal configures the load matching block.

18. The signal amplification circuit of claim 17 , wherein the load matching block is configurable by one or more of: matching impedances to provide a desired VSWR or desired power level transfer from the amplifier into a load, switching one or more impedance elements in or out of circuit in a tunable matching network, providing one or more control voltages to one or more variable impedances in the tunable matching network, changing a bias voltage, changing a bias current, changing a supply voltage, switching in or out one or more stages of a multi-stage gain unit, modifying the physical size of one or more elements, modifying amplifier gain, modifying amplifier phase, modifying amplifier compression points, and/or enabling or disabling one or more elements.

19. The signal amplification circuit of claim 11 , wherein the input signal is a radio frequency input signal, and wherein the amplifier includes a scalable periphery amplifier configured to receive the radio frequency input signal, the scalable periphery amplifier including a plurality of selectable unit cells for providing an adjustable amount of gain to the radio frequency input signal by applying the radio frequency input signal to a selection of one or more of the plurality of selectable unit cells.

20. A signal amplification circuit including:

(a) an amplifier configured to receive an input signal and a control signal configured to modify an operating characteristic of the amplifier, and to generate an output signal having a desired characteristic in response to the input signal and the control signal;

(b) a control circuit configured to output a control data signal;

(c) a measurement circuit including at least one detector or analyzer configured to measure a selected characteristic of at least one data signal input or monitored signal input and to output at least one derived data signal as a function of the measurement; and

(d) a feed-forward control circuit, coupled to the amplifier, the control circuit, and the measurement circuit, the feed-forward control circuit configured to receive the input signal, analyze the input signal using an input signal monitoring circuit, generate the control signal based on the analyzed input signal and the at least one of the control data signal and the at least one derived data signal, and provide the control signal to the amplifier for impressing the desired characteristic upon the output signal;

wherein any of the control data signal and/or the at least one derived data signal to the feed-forward control circuit may be used in addition to, or in lieu of, the input signal to generate the control signal.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 5, 2024
From: NOBBE, DAN WILLIAM; HALCHIN, DAVID
To: PEREGRINE SEMICONDUCTOR CORPORATION
Reel/Frame 069498/0418 →
CHANGE OF NAME Recorded Dec 5, 2024
From: PEREGRINE SEMICONDUCTOR CORPORATION
To: PSEMI CORPORATION
Reel/Frame 069520/0474 →
Continuity (7)
Continuation 17940612 · Sep 8, 2022
Continuation 16737783 · Jan 8, 2020
Continuation 16166020 · Oct 19, 2018
Continuation 15487328 · Apr 13, 2017
Continuation 14794699 · Jul 8, 2015
Division 13828121 · Mar 14, 2013
Related Publication 20240283410A1 · Aug 22, 2024
References Cited (72)
US 6396344B1 · Gentzler et al. · 2002 [cited by applicant]
US 6714071B1 · Page · 2004 [cited by applicant]
US 6804502B2 · Burgener et al. · 2004 [cited by applicant]
US 6825725B1 · Doherty et al. · 2004 [cited by applicant]
US 6873208B2 · Shinjo et al. · 2005 [cited by applicant]
US 6882220B2 · Doherty et al. · 2005 [cited by applicant]
US 6917243B2 · Doherty et al. · 2005 [cited by applicant]
US 7170341B2 · Conrad et al. · 2007 [cited by applicant]
US 7193460B1 · Naik et al. · 2007 [cited by applicant]
US 7202734B1 · Raab · 2007 [cited by applicant]
US 7248120B2 · Burgener et al. · 2007 [cited by applicant]
US 7496334B2 · Saito · 2009 [cited by applicant]
US 7629843B2 · Paul et al. · 2009 [cited by applicant]
US 7795968B1 · Li et al. · 2010 [cited by applicant]
US 7910993B2 · Brindle et al. · 2011 [cited by applicant]
US 7911277B2 · Paul et al. · 2011 [cited by applicant]
US 8018277B2 · Drogi et al. · 2011 [cited by applicant]
US 8244194B2 · Morgan et al. · 2012 [cited by applicant]
US 8391812B2 · Trainor et al. · 2013 [cited by applicant]
US 8706064B2 · Trainor et al. · 2014 [cited by applicant]
US 9099962B2 · Trainor et al. · 2015 [cited by applicant]
US 9294056B2 · Nobbe et al. · 2016 [cited by applicant]
US 9595923B2 · Nobbe et al. · 2017 [cited by applicant]
US 9712120B2 · Nobbe et al. · 2017 [cited by applicant]
US 10141895B2 · Nobbe et al. · 2018 [cited by applicant]
US 10601377B2 · Nobbe et al. · 2020 [cited by applicant]
US 11444583B2 · Nobbe et al. · 2022 [cited by applicant]
US 11929718B2 · Nobbe · 2024 [cited by examiner]
US 20080278231A1 · Murao · 2008 [cited by applicant]
US 20130222075A1 · Reedy et al. · 2013 [cited by applicant]
US 20140266433A1 · Nobbe et al. · 2014 [cited by applicant]
US 20140266460A1 · Nobbe et al. · 2014 [cited by applicant]
US 20160190999A1 · Nobbe et al. · 2016 [cited by applicant]
US 20170338779A1 · Nobbe et al. · 2017 [cited by applicant]
US 20190097588A1 · Nobbe et al. · 2019 [cited by applicant]
US 20200111756A1 · Smith et al. · 2020 [cited by applicant]
US 20200228068A1 · Nobbe et al. · 2020 [cited by applicant]
US 20230075284A1 · Nobbe et al. · 2023 [cited by applicant]
WO 2009108391A1 · 2009 [cited by applicant]
Ahmed, et al. “DTX: A Revolutionary Digital Transmitter Technology to Provide Multi-Mode/Multi-Band Capability” Proceeding of the SOR 04 Technical Conference and Product Exposition, 2004, pp. 1-5. [cited by applicant]
Asbeck, et al. “CMOS Handset Power Amplifiers: Directions for the Future” IEEE, 2012, 6 pgs. [cited by applicant]
Asbeck, et al. “Design Options for High Efficiency Linear Handset Power Amplifiers” IEEE, 2009, pp. 1-4. [cited by applicant]
Asbeck, et al. “Si IC Development for High Efficiency Envelope Tracking Power Amplifiers” SiRF, IEEE, 2012, pp. 1-4. [cited by applicant]
Babcock, Wallace. “Intermodulation Interference in Radio Systems.” The Bell System Technical Journal, Jan. 1953, pp. 63-73. [cited by applicant]
Calvo, Carlos, “Calibration and temperature-compensation techniques using an rms-responding RF detector”, Microwave/Millimeter-Wave Technology, www.rfdesign.com, Aug. 2006, pp. 28-35. [cited by applicant]
Choi, et al., “A MMIC Smart Power Amplifier with On-Chip dynamic Bias Controller for WCDMA Mobile communication”, School of Engineering, Information and Communications University (ICU), IEEE 2004, pp. 351-354. [cited by applicant]
Degani, et al., “A 90nm CMOS PA Module for 4G applications with embedded PVT gain compensation circuit”, Mobility Wireless Group, Intel Israel (74) Ltd., IEEE 2012, pp. 25-28. [cited by applicant]
El Din, Mohamed Gamal, et al. “Adaptive Matching for Efficiency Enhancement of Switching Mode and Nonlinear Microwave Power Amplifiers” IEEE, 2010, pp. 192-195. [cited by applicant]
Hau, et al., “A WCDMA HBT Power Amplifier Module with Integrated Si DC Power Management IC for Current Reduction under Backoff Operation”, 2007 IEEE Radio Frequency Integrated Circuits Symposium, pp. 75-78. [cited by applicant]
Hedayati, et al. “A 2-GHz Highly Linear Efficient Dual-Mode BiCMOS Power Amplifier Using a Reconfigurable Matching Network” IEEE Journal of Solid-Slate Circuits, 2012, pp. 1-20. [cited by applicant]
Kanda, et al. “A Fully Integrated Triple-Band CMOS Power Amplifier for WCDMA Mobile Handsets” IEEE International Solid-Slate Circuits Conference, Session 4, RF Techniques, 4.7, Feb. 20, 2012, pp. 86-88. [cited by applicant]
Kawai, et al. “Ring Resonators for Bandwidth and Center Frequency Tunable Filter” Proceedings of the 37th European Conference, Oct. 2007, Munich, Germany, pp. 298-301. [cited by applicant]
Kihara, et al. “A Multiband LTE SAW-less CMOS Transmitter with Source-Follower-Drived Passive Mixers, Envelope-Tracked RF-PGAs, and Marchand Baluns” IEEE Radio Frequency Integrated Circuits Symposium, 2012, p. 399-402. [cited by applicant]
Kim, et al. “A Linear Multi-Mode CMOS Power Amplifier With Discrete Resizing and Concurrent Power Combining Structure” IEEE Journal of Solid-Slate Circuits vol. 46, No. 5, May 2011, pp. 1034-1048. [cited by applicant]
Kim, et al. “A Multi-Band Reconfigurable Power Amplifier for UMTS Handset Applications” IEEE Radio Frequency Integrated Circuits Symposium, 2010, pp. 175-178. [cited by applicant]
Kim et al., “A Power Efficient W-CMDA Smart Power Amplifier With Emitter Area Adjusted For Output Power Levels”, 2004 IEEE MTT-S Digest, pp. 1165-1168. [cited by applicant]
Kim, et al. “Efficiently Amplified”, IEEE Microwave Magazine, Aug. 2010, pp. 87-100. [cited by applicant]
Kim, et al., “High Efficiency and Linear Dual Chain Power Amplifier without/with Automatic Bias Current Control for CDMA Handset Applications”, 12th GAAS Symposium—Amsterdam, 2004, pp. 531-534. [cited by applicant]
Kousai, et al., “A 28.3mW PA-Closed Loop for Linearity and Efficiency Improvement Integrated in a + 27 .1 dBm NCDMA CMOS Power Amplifier”, ISSCC 2012, Session 4, RF Techniques, 4.6, 3 pgs. [cited by applicant]
Leifso, et al. “A fully Integrated Active Inductor with Independent Voltage Tunable Inductance and Series-Loss Resistance” IEEE Transaction on Microwave Theory and Techniques, vol. 49, No. 4, Apr. 2001, pp. 671-676. [cited by applicant]
Li et al. “Design of High Efficiency Monolithic Power Amplifier With Envelope-Tracking and Transistor Resizing for Broadband Wireless Applications” IEEE Journal of Solid-Slate Circuits, vol. 47, No. 9, Sep. 2012, pp. 1-… [cited by applicant]
McCune, Earl. “Microwave Bytes: Envelope Tracking or Polar—Which is it?” IEEE Microwave Magazine, Jun. 2012, pp. 34-56. [cited by applicant]
Mohamed, et al. “Novel Reconfigurable Fundamental/Harmonic Matching Network for Enhancing the Efficiency of Dower Amplifiers” Proceeding of the 40th European Microwave Conference, Sep. 28-30, 2010, Paris, France, pp. 11… [cited by applicant]
Moon, et al. “Highly Efficient Saturated Power Amplifier” IEEE Microwave Magazine, Jan./Feb. 2012, pp. 125-131. [cited by applicant]
Noh, et al., “An Intelligent Power Amplifier MMIC Using a New Adaptive Bias Control Circuit for W-CDMA Applications”, IEEE Journal of Solid-Slate Circuits, vol. 39, No. 6, Jun. 2004, pp. 967-970. [cited by applicant]
Oh et al. “A Fully-Integrated +23-dBm CMOS Triple Cascode Linear Power Amplifier with Inner-Parallel Power: Control Scheme” Department of EECS, Korea Advanced Institute of Science and Technology, pp. 1-4 (Jul. 2006). [cited by applicant]
Sahu, et al., “A High Efficiency WCDMA RF Power Amplifier with Adaptive, Dual-Mode Buck-Boost Supply and Bias-Current Control”, Manuscript received on May 9, 2006, revised on Sep. 1, 2006, IEEE, pp. 1-3. [cited by applicant]
Sankey, et al., “Adaptive Tuning for Handheld Transmitters” IMS 2009, IEEE 2009, pp. 225-228. [cited by applicant]
Tu, Steve, “A Power-Adaptive CMOS Class E RF Tuned Power Amplifier for Wireless Communications” IEEE, 2003, pp. 365-368. [cited by applicant]
Vreede, et al. “Ultra-low Distortion Varactors For Adaptive RF Systems” European Microwave Week, Amsterdam, Oct. 2008, 26 pgs. [cited by applicant]
Wang et al. “MM-Wave Integration and Combinations.” IEEE Microwave Magazine, Jul./Aug. 2012, pp. 49-57. [cited by applicant]
Wimpenny, et al. “Envelope Tracking GaAs HBT PA performance characterization under high load mismatch conditions” PAWR, IEEE, 2012, pp. 37-40. [cited by applicant]