IP Library › Granted Patent US 12,602,759
Granted Patent B2
US 12,602,759 · App. 18/618,513 · Granted Apr 14, 2026

Verification of critical display frame portions for multiple displays in a virtual machine environment

Inventors: Clarence Ip (Markham, CA); Hsiao-Yu Lin (Taipei, TW)
Assignees: Advanced Micro Devices, Inc.; ATI TECHNOLOGIES ULC
G06T7/0002G06F3/14G06T11/00G06T2200/28
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,602,759
App. No.
18/618,513
Granted
Apr 14, 2026
Kind
B2
Abstract

A computing system includes a display controller and a processing device external to the display controller. The display controller includes a content verification circuit configured to generate a derived value representing visual content of interest (COI) within an image frame for a region of interest (ROI) on at least one display device. The processing device includes an error-detection circuit configured to perform an error-detection process for the visual COI based on the derived value.

Claims (51)

1 . A method, comprising:

generating, at a display controller, a derived value representing visual content of interest (COI) within an image frame for a region of interest (ROI) on at least one display device; and

responsive to sending the derived value from the display controller to a processing device that is external to the display controller and external to a display subsystem implementing the display controller, performing, at the processing device, an error-detection process for the visual COI based on the derived value.

2 . The method of claim 1 , wherein generating the derived value comprises:

obtaining pixel data from the display controller for the ROI; and

generating a checksum representing the pixel data.

3 . The method of claim 1 , wherein performing the error-detection process comprises:

comparing the derived value to an expected derived value for the visual COI at the ROI.

4 . The method of claim 1 , further comprising:

responsive to detecting an error based on the derived value, performing one or more recovery actions.

5 . The method of claim 4 , wherein performing the one or more recovery actions comprises:

regenerating the visual COI for presentation on the at least one display device.

6 . The method of claim 1 , further comprising:

sending, from the display controller, at least the derived value to the processing device.

7 . The method of claim 1 , further comprising:

obtaining, by a security processor, the derived value from the display controller; and

sending, by the security processor, at least the derived value to the processing device for performing the error-detection process.

8 . A computing system, comprising:

a display controller having a content verification circuit configured to generate a derived value representing visual content of interest (COI) within an image frame for a region of interest (ROI) on at least one display device; and

a processing device external to the display controller and to a display subsystem implementing the display controller, the processing device having an error-detection circuit configured to perform an error-detection process for the visual COI based on the derived value received from the display controller.

9 . The computing system of claim 8 , wherein the content verification circuit is configured to generate the derived value by:

obtaining pixel data from a display controller for the ROI; and

generating a checksum representing the pixel data.

10 . The computing system of claim 8 , wherein the error-detection circuit is configured to perform the error-detection process by:

comparing the derived value to an expected derived value for the visual COI at the ROI.

11 . The computing system of claim 8 , wherein the error-detection circuit is further configured to:

responsive to an error being detected based on the derived value, perform one or more recovery actions that include regenerating the visual COI for presentation on at least one display device.

12 . The computing system of claim 8 , wherein the content verification circuit is implemented in an output timing generator of the display controller.

13 . The computing system of claim 12 , further comprising:

a security processor configured to:

obtain the derived value from the display controller; and

send at least the derived value to the processing device for performing the error-detection process.

14 . A method, comprising:

generating, by each virtual machine of a plurality of virtual machines, a set of image data to be presented on at least one display device associated with the virtual machine;

generating, at a display controller for each set of image data, a derived value representing visual content of interest (COI) within the set of image data for a region of interest (ROI) on the at least one display device associated with the virtual machine that generated the set of image data; and

performing an error-detection process for each visual COI based on the respective derived value.

15 . The method of claim 14 , wherein generating the derived value comprises:

obtaining a set of pixel data from the display controller for the ROI on the at least one display device associated with the virtual machine; and

generating, for each set of pixel data, a checksum representing the pixel data.

16 . The method of claim 14 , wherein performing the error-detection process for each derived value comprises:

comparing the derived value to an expected derived value for the visual COI at the ROI.

17 . The method of claim 14 , further comprising:

responsive to detecting an error based on at least one of the derived values, performing one or more recovery actions.

18 . The method of claim 17 , wherein performing the one or more recovery actions comprises:

regenerating the visual COI, associated with the at least one of the derived values for which the error was detected, for presentation on the at least one display device.

19 . The method of claim 14 , further comprising:

sending, from the display controller, each derived value to a processing device that is separate from the display controller; and

performing, by the processing device, the error-detection process.

20 . The method of claim 14 , further comprising:

obtaining, by a security processor, each derived value from the display controller; and

sending, by the security processor, each of the obtained derived values to another processor for performing the error-detection process.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 2, 2024
From: LIN, HSIAO-YU
To: ADVANCED MICRO DEVICES, INC.
Reel/Frame 067898/0492 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 2, 2024
From: IP, CLARENCE
To: ATI TECHNOLOGIES ULC
Reel/Frame 067898/0756 →
Continuity (2)
Provisional Application 63607700 · Dec 8, 2023
Related Publication 20250191156A1 · Jun 12, 2025
References Cited (4)
US 9955150B2 · Gulati · 2018 [cited by examiner]
US 10134139B2 · Gulati et al. · 2018 [cited by applicant]
US 20140085324A1 · Charvet · 2014 [cited by examiner]
US 20180165814A1 · Gulati · 2018 [cited by examiner]