IP Library Granted Patent US 12,475,838
Granted Patent B2
US 12,475,838 · App. 18/632,430 · Granted Nov 18, 2025

Display device and method of driving the same

Inventors: Byungchang Yu (Yongin-si, KR); Kyunghoon Chung (Yongin-si, KR); Oh-Kyong Kwon (Seoul, KR); Youn-Sik Kim (Seoul, KR); Sung-Min Wee (Seoul, KR)
Assignees: SAMSUNG DISPLAY CO., LTD.; IUCF-HYU (INDUSTRY-UNIVERSITY COOPERATION FOUNDATION HANYANG UNIVERSITY)
G09G3/32G09G2310/0267G09G2310/08G09G2320/0247
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,475,838
App. No.
18/632,430
Granted
Nov 18, 2025
Kind
B2
Abstract

A display device includes a display panel including a pixel. The pixel includes a light emitting element, a first capacitor connected to a first node, a second capacitor connected between a second node and a voltage line, a first transistor connected to the first node, the second node, and a third node, a second transistor connected between the third node and the first node, a third transistor connected between the second node and a data line, a fourth transistor connected between the second node and the voltage line, a fifth transistor connected between the third node and the light emitting element, and a sixth transistor connected between the light emitting element and a reference voltage line.

Claims (109)

1 . A display device comprising:

a display panel including a pixel,

wherein the pixel includes:

a light emitting element;

a first capacitor connected to a first node;

a second capacitor connected between a second node and a voltage line;

a first transistor connected to the first node, the second node, and a third node;

a second transistor connected between the third node and the first node, wherein the second transistor receives a first scan signal;

a third transistor connected between the second node and a data line, wherein the third transistor receives a second scan signal;

a fourth transistor connected between the second node and the voltage line, wherein the fourth transistor receives a first emission control signal;

a fifth transistor connected between the third node and the light emitting element, wherein the fifth transistor receives a second emission control signal; and

a sixth transistor connected between the light emitting element and a reference voltage line, wherein the sixth transistor receives a third scan signal,

wherein the display panel displays an image during a plurality of frames, and at least one frame among the plurality of frames includes a write frame and a holding frame,

wherein each of the first scan signal, the second scan signal, and the third scan signal has an activation level within the write frame and remains a deactivation state during the holding frame, and

wherein each of the first emission control signal and the second emission control signal has the activation level within the write frame and the holding frame.

2 . The display device of claim 1 , wherein, during a first period, each of the first scan signal and the third scan signal has an activation level, and

wherein, during the first period, the first emission control signal has a deactivation level, and the second emission control signal has the activation level.

3 . The display device of claim 2 , wherein, during the first period, the first node, the second node, and the third node are initialized to a reference voltage applied through the reference voltage line.

4 . The display device of claim 2 , wherein the first scan signal and the third scan signal are a same signal as each other, and

wherein the first scan signal and the third scan signal are activated prior to the second scan signal by a duration of the first period.

5 . The display device of claim 4 , wherein a second period follows the first period,

wherein, during the second period, each of the first scan signal, the second scan signal, and the third scan signal has the activation level, and

wherein, during the second period, each of the first emission control signal and the second emission control signal has the deactivation level.

6 . The display device of claim 5 , wherein, during the second period, a data voltage applied to the data line is applied to the first node by sequentially passing through the third transistor, the first transistor, and the second transistor, which are turned on in response to the first scan signal and the second scan signal.

7 . The display device of claim 5 , wherein a third period follows the second period,

wherein, during the third period, each of the first scan signal and the third scan signal has the activation level, and

wherein, during the third period, each of the second scan signal, the first emission control signal, and the second emission control signal has the deactivation level.

8 . The display device of claim 7 , wherein a duration of the first period is substantially equal to a duration of the second period, and

wherein a duration of the third period is greater than the duration of each of the first period and the second period.

9 . The display device of claim 7 , wherein a fourth period follows the third period,

wherein, during the fourth period, each of the first scan signal, the third scan signal, and the first emission control signal has the activation level, and

wherein, during the fourth period, each of the second scan signal and the second emission control signal has the deactivation level.

10 . The display device of claim 9 , wherein a duration of the fourth period is substantially equal to a duration of the second period, and

wherein a duration of the third period is greater than the duration of each of the first period and the second period.

11 . The display device of claim 10 , wherein, during the fourth period, the second transistor and the fourth transistor are turned on in response to the first scan signal and the first emission control signal, respectively, and

wherein a current drains to the first node through the fourth transistor, the first transistor, and the second transistor, which are turned on.

12 . The display device of claim 9 , wherein a fifth period follows the fourth period,

wherein, during the fifth period, each of the first emission control signal and the second emission control signal has the activation level, and

wherein, during the fifth period, each of the first scan signal, the second scan signal, and the third scan signal has the deactivation level.

13 . The display device of claim 1 , wherein the first capacitor is connected between a carrier trapping induction line, which receives a carrier trapping induction signal, and the first node, and

wherein the carrier trapping induction signal has a first level during the write frame and has a second level different from the first level during the holding frame.

14 . The display device of claim 13 , wherein, during the holding frame, a sixth period precedes a seventh period,

wherein, during the sixth period, each of the first scan signal, the second scan signal, the third scan signal, the first emission control signal, and the second emission control signal has a deactivation level, and

wherein, during the sixth period, the carrier trapping induction signal has the second level.

15 . The display device of claim 14 , wherein, during the seventh period, each of the first emission control signal and the second emission control signal has the activation level, and

wherein the carrier trapping induction signal has the first level.

16 . The display device of claim 1 , further comprising:

a panel driver which drives the display panel,

wherein the panel driver includes:

a scan driving circuit which outputs the first scan signal, the second scan signal, and the third scan signal; and

an emission driving circuit which outputs the first emission control signal and the second emission control signal, and

wherein the emission driving circuit operates at a frequency higher than or equal to a frequency of the scan driving circuit.

17 . The display device of claim 16 , wherein the first capacitor is connected between a carrier trapping induction line, which receives a carrier trapping induction signal, and the first node, and

wherein the panel driver further includes:

a carrier trapping control circuit which supplies the carrier trapping induction signal to the carrier trapping induction line.

18 . The display device of claim 17 ,

wherein the carrier trapping induction signal has a first level during the write frame and has a second level lower than the first level during the holding frame.

19 . An electronic device comprising:

a display panel including a pixel; and

a panel driver which drives the display panel,

wherein the pixel includes:

a light emitting element;

a first capacitor connected between a carrier trapping induction line, which receives a carrier trapping induction signal, and a first node;

a first transistor connected between a second node and a third node, wherein the first transistor operates depending on a potential of the first node;

a second transistor connected between the third node and the first node, wherein the second transistor operates depending on a first scan signal; and

a third transistor connected between the second node and a data line, wherein the third transistor operates depending on a second scan signal,

wherein the display panel displays an image during a plurality of frames, and at least one frame among the plurality of frames includes a write frame and a holding frame, and

wherein the carrier trapping induction signal has a first level during the write frame and has a second level different from the first level during a carrier trapping induction period preceding an emission period of the holding frame.

20 . The electronic device of claim 19 , wherein the second level is lower than the first level, and

wherein the carrier trapping induction signal has the first level during the emission period of the holding frame.

21 . The electronic device of claim 19 , wherein the panel driver includes:

a carrier trapping control circuit which supplies the carrier trapping induction signal to the carrier trapping induction line; and

a scan driving circuit which outputs the first scan signal and the second scan signal, and

wherein each of the first scan signal and the second scan signal has a deactivation level during the carrier trapping induction period.

22 . The electronic device of claim 19 , wherein the pixel further includes:

a second capacitor connected between the second node and a voltage line;

a fourth transistor connected to the second node and the voltage line, wherein the fourth transistor operates depending on a first emission control signal; and

a fifth transistor connected between the third node and the light emitting element, wherein the fifth transistor operates depending on a second emission control signal.

23 . The electronic device of claim 22 , wherein the write frame includes:

a first period in which the first scan signal and the second emission control signal are activated, and the second scan signal and the first emission control signal are deactivated;

a second period in which the first scan signal and the second scan signal are activated, and the first emission control signal and the second emission control signal are deactivated;

a third period in which the first scan signal is activated, and the second scan signal, the first emission control signal, and the second emission control signal are deactivated;

a fourth period in which the first scan signal and the first emission control signal are activated, and the second scan signal and the second emission control signal are deactivated; and

a fifth period in which the first scan signal and the second scan signal are deactivated, and the first emission control signal and the second emission control signal are activated.

24 . The electronic device of claim 23 , wherein the second level is lower than the first level, and

wherein, during the first period, the second period, the third period, the fourth period, and the fifth period, the carrier trapping induction signal has the first level.

25 . A driving method of a display device including a display panel including a pixel, wherein the pixel includes:

a light emitting element;

a first capacitor connected between a carrier trapping induction line and a first node;

a first transistor connected between a second node and a third node;

a second transistor connected between the third node and the first node; and

a third transistor connected between the second node and a data line,

wherein the display panel displays an image during a plurality of frames, and at least one frame among the plurality of frames includes a write frame and a holding frame, and

wherein the driving method comprises:

applying a carrier trapping induction signal having a first level to the carrier trapping induction line during the write frame;

determining whether the holding frame starts;

when it is determined that the holding frame starts, applying the carrier trapping induction signal having a second level lower than the first level to the carrier trapping induction line during a carrier trapping induction period preceding an emission period of the holding frame; and

applying the carrier trapping induction signal having the first level to the carrier trapping induction line during the emission period of the holding frame.

26 . The driving method of claim 25 , wherein the pixel includes:

a second capacitor connected between the second node and a voltage line;

a fourth transistor connected to the second node and the voltage line, wherein the fourth transistor operates depending on a first emission control signal; and

a fifth transistor connected between the third node and the light emitting element, wherein the fifth transistor operates depending on a second emission control signal, and

wherein the second transistor operates depending on a first scan signal, and the third transistor operates depending on a second scan signal.

27 . The driving method of claim 26 , wherein the driving method further comprises:

during a first period of the write frame, activating the first scan signal and the second emission control signal, and deactivating the second scan signal and the first emission control signal;

during a second period of the write frame, activating the first scan signal and the second scan signal, and deactivating the first emission control signal and the second emission control signal;

during a third period of the write frame, activating the first scan signal, and deactivating the second scan signal, the first emission control signal, and the second emission control signal;

during a fourth period of the write frame, activating the first scan signal and the first emission control signal, and deactivating the second scan signal and the second emission control signal; and

during a fifth period of the write frame, deactivating the first scan signal and the second scan signal, and activating the first emission control signal and the second emission control signal.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 6, 2024
From: YU, BYUNGCHANG; CHUNG, KYUNGHOON; KWON, OH-KYONG; KIM, YOUN-SIK; WEE, SUNG-MIN
To: SAMSUNG DISPLAY CO., LTD.; IUCF-HYU (INDUSTRY-UNIVERSITY COOPERATION FOUNDATION HANYANG UNIVERSITY)
Reel/Frame 067643/0698 →
Priority Claims (1)
KR 10-2023-0082274 · Jun 27, 2023 · national
Continuity (1)
Related Publication 20250006110A1 · Jan 2, 2025
References Cited (34)
US 9460662B2 · Lee et al. · 2016 [cited by applicant]
US 10297781B2 · Yoon · 2019 [cited by examiner]
US 10916198B2 · Lin · 2021 [cited by examiner]
US 11158261B2 · Kim · 2021 [cited by examiner]
US 11211012B2 · Hao et al. · 2021 [cited by applicant]
US 11249270B2 · Vongseng · 2022 [cited by examiner]
US 11361713B1 · Fu · 2022 [cited by examiner]
US 20180033370A1 · Zheng · 2018 [cited by examiner]
US 20190130830A1 · Han · 2019 [cited by examiner]
US 20210193030A1 · Lee · 2021 [cited by examiner]
US 20210256908A1 · Park · 2021 [cited by examiner]
US 20220020330A1 · Cao · 2022 [cited by examiner]
US 20220173189A1 · Kim · 2022 [cited by examiner]
US 20220180810A1 · Zhang · 2022 [cited by examiner]
US 20220366847A1 · An et al. · 2022 [cited by applicant]
US 20230042966A1 · Huangfu · 2023 [cited by examiner]
US 20230343294A1 · Guo · 2023 [cited by examiner]
US 20230386376A1 · Kim · 2023 [cited by examiner]
US 20240144859A1 · Zhang · 2024 [cited by examiner]
US 20240144880A1 · Zhu · 2024 [cited by examiner]
US 20240177666A1 · Xiong · 2024 [cited by examiner]
US 20240203350A1 · Lee · 2024 [cited by examiner]
US 20240212615A1 · Lee · 2024 [cited by examiner]
US 20240321196A1 · Wang · 2024 [cited by examiner]
US 20250006126A1 · Yuan · 2025 [cited by examiner]
US 20250078745A1 · Zhang · 2025 [cited by examiner]
US 20250087151A1 · Wang · 2025 [cited by examiner]
KR 102185361B1 · 2020 [cited by applicant]
KR 1020210019639A · 2021 [cited by applicant]
KR 1020220076872A · 2022 [cited by applicant]
KR 1020220154320A · 2022 [cited by applicant]
C. Lin et al., “Pixel Circuit With Leakage Prevention Scheme for Low-Frame-Rate AMOLED Displays,” in IEEE Journal of the Electron Devices Society, vol. 8, pp. 235-240, 2020. [cited by applicant]
N. Keum et al., “An AMOLED Pixel Circuit With a Compensating Scheme for Variations in Subthreshold Slope and Threshold Voltage of Driving TFTs,” in IEEE Journal of Solid-State Circuits, vol. 55, pp. 3087-3096, 2020. [cited by applicant]
S.-M. Choi, et al., “A Self-compensated Voltage Programming Pixel Structure for Active-Matrix Organic Light Emitting Diodes” IDW Tech. Digest, 535-538 (2003). [cited by applicant]