IP Library › Granted Patent US 12,266,905
Granted Patent B2
US 12,266,905 · App. 18/656,830 · Granted Apr 1, 2025

Pulsed resonant laser diode array driver

Inventors: Joseph H. Colles (Bonsall, CA); Steven E. Rosenbaum (San Diego, CA); Stuart B. Molin (Carlsbad, CA)
Assignee: Silanna Asia Pte Ltd
H01S5/0428H01S5/0261H01S5/06808H01S5/423
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,266,905
App. No.
18/656,830
Granted
Apr 1, 2025
Kind
B2
Abstract

A pulsed laser diode array driver includes an inductor having a first terminal configured to receive a source voltage, a source capacitor coupled between the first terminal of the inductor and ground, a bypass capacitor connected between a second terminal of the inductor and ground, a bypass switch connected between the second terminal of the inductor and ground, a laser diode array with one or more rows of laser diodes, and one or more laser diode switches, each being connected between a respective row node of the laser diode array and ground. The laser diode switches and the bypass switch are configured to control a current flow through the inductor to produce respective high-current pulses through each row of the laser diode array, each of the high-current pulses corresponding to a peak current of a resonant waveform developed at that row of the laser diode array.

Claims (58)

1. A pulsed laser diode array driver, comprising:

a bypass switch having a first node that is configured to be directly electrically connected to i) a single common node of a laser diode array, ii) a first node of a bypass capacitor, and iii) a first terminal of an inductor, wherein a second node of the bypass switch is configured to be directly electrically connected to ground; and

a first laser diode switch having a first node that is configured to be directly electrically connected to a first row of the laser diode array and a second node that is configured to be directly electrically connected to ground;

wherein:

the first row of the laser diode array comprises a first plurality of laser diodes;

a first node of each respective laser diode of the laser diode array is electrically connected in common to the single common node, and a second node of each respective laser diode of each row of the laser diode array is electrically connected in common to a respective row node of the laser diode array; and

the first laser diode switch and the bypass switch are configured to control a current flow through the inductor, developed using a source voltage received at a second terminal of the inductor, to produce a first high-current pulse through the first row of the laser diode array, the first high-current pulse corresponding to a peak current of a resonant waveform developed at the first row of the laser diode array.

2. The pulsed laser diode array driver of claim 1 , further comprising:

a second laser diode switch having a first node that is configured to be directly electrically connected to a second row of the laser diode array and a second node directly electrically connected to ground, the second row of the laser diode array comprising a second plurality of laser diodes.

3. The pulsed laser diode array driver of claim 2 , wherein:

the first node of each respective laser diode electrically connected in common to the single common node is an anode of that laser diode;

the second node of each respective laser diode of each row of the laser diode array is a cathode of that laser diode; and

the source voltage is a positive voltage.

4. The pulsed laser diode array driver of claim 2 , wherein:

the first node of each respective laser diode electrically connected in common to the single common node is a cathode of that laser diode;

the second node of each respective laser diode of each row of the laser diode array is an anode of that laser diode; and

the source voltage is a negative voltage.

5. The pulsed laser diode array driver of claim 1 , wherein:

each laser diode of the laser diode array is a vertical-cavity surface-emitting laser diode.

6. The pulsed laser diode array driver of claim 1 , wherein:

each laser diode of the laser diode array is a side-emitting laser diode.

7. The pulsed laser diode array driver of claim 1 , further comprising:

a source capacitor having a first capacitor terminal directly electrically connected to the second terminal of the inductor to provide the source voltage, and a second capacitor terminal electrically coupled to ground.

8. The pulsed laser diode array driver of claim 7 , wherein:

the second capacitor terminal of the source capacitor is electrically coupled to ground via a damping resistor.

9. The pulsed laser diode array driver of claim 7 , wherein:

the second capacitor terminal of the source capacitor is electrically coupled to ground via a direct electrical connection to ground.

10. The pulsed laser diode array driver of claim 7 , further comprising:

a source switch having a first node that is configured to receive a DC input voltage and a second node that is directly electrically connected to the first capacitor terminal of the source capacitor, the source switch being operable to charge the source capacitor using the DC input voltage when the source switch is enabled.

11. A pulsed laser diode array driver, comprising:

a bypass switch having a first node that is configured to be electrically connected to i) a single common node of a laser diode array, ii) a first node of a bypass capacitor, and iii) a first terminal of an inductor, wherein a second node of the bypass switch is configured to be electrically connected to ground; and

a first laser diode switch having a first node that is configured to be electrically connected to a first row of the laser diode array and a second node that is configured to be electrically connected to ground;

wherein:

the first row of the laser diode array comprises a first plurality of laser diodes;

a first node of each respective laser diode of the laser diode array is electrically connected in common to the single common node, and a second node of each respective laser diode of each row of the laser diode array is electrically connected in common to a respective row node of the laser diode array; and

the first laser diode switch and the bypass switch are configured to control a current flow through the inductor, developed using a source voltage received at a second terminal of the inductor, to produce a first high-current pulse through the first row of the laser diode array, the first high-current pulse corresponding to a peak current of a resonant waveform developed at the first row of the laser diode array.

12. The pulsed laser diode array driver of claim 11 , further comprising:

a second laser diode switch having a first node that is configured to be electrically connected to a second row of the laser diode array and a second node electrically connected to ground, the second row of the laser diode array comprising a second plurality of laser diodes.

13. The pulsed laser diode array driver of claim 12 , wherein:

the first node of each respective laser diode electrically connected in common to the single common node is an anode of that laser diode;

the second node of each respective laser diode of each row of the laser diode array is a cathode of that laser diode; and

the source voltage is a positive voltage.

14. The pulsed laser diode array driver of claim 12 , wherein:

the first node of each respective laser diode electrically connected in common to the single common node is a cathode of that laser diode;

the second node of each respective laser diode of each row of the laser diode array is an anode of that laser diode; and

the source voltage is a negative voltage.

15. The pulsed laser diode array driver of claim 11 , wherein:

each laser diode of the laser diode array is a vertical-cavity surface-emitting laser diode.

16. The pulsed laser diode array driver of claim 11 , wherein:

each laser diode of the laser diode array is a side-emitting laser diode.

17. The pulsed laser diode array driver of claim 11 , further comprising:

a source capacitor having a first capacitor terminal electrically connected to the second terminal of the inductor to provide the source voltage, and a second capacitor terminal electrically coupled to ground.

18. The pulsed laser diode array driver of claim 17 , wherein:

the second capacitor terminal of the source capacitor is electrically coupled to ground via a damping resistor.

19. The pulsed laser diode array driver of claim 17 , wherein:

the second capacitor terminal of the source capacitor is electrically coupled to ground via an electrical connection to ground.

20. The pulsed laser diode array driver of claim 17 , further comprising:

a source switch having a first node that is configured to receive a DC input voltage and a second node that is electrically connected to the first capacitor terminal of the source capacitor, the source switch being operable to charge the source capacitor using the DC input voltage when the source switch is enabled.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 13, 2024
From: COLLES, JOSEPH H.; ROSENBAUM, STEVEN E.; MOLIN, STUART B.
To: SILANNA SEMICONDUCTOR NORTH AMERICA, INC.
Reel/Frame 067388/0761 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 13, 2024
From: SILANNA SEMICONDUCTOR NORTH AMERICA , INC.
To: SILANNA ASIA PTE LTD
Reel/Frame 067389/0160 →
Continuity (4)
Continuation 18167164 · Feb 10, 2023
Continuation 17658477 · Apr 8, 2022
Provisional Application 63201087 · Apr 12, 2021
Related Publication 20240291235A1 · Aug 29, 2024
References Cited (50)
US 3944854A · Keller · 1976 [cited by applicant]
US 4075536A · Stevens · 1978 [cited by applicant]
US 4146830A · Foster · 1979 [cited by applicant]
US 5287375A · Fujimoto · 1994 [cited by applicant]
US 5895984A · Renz · 1999 [cited by applicant]
US 5978393A · Feldman et al. · 1999 [cited by applicant]
US 8564252B2 · Raimar et al. · 2013 [cited by applicant]
US 9048675B2 · Yang et al. · 2015 [cited by applicant]
US 9368936B1 · Lenius et al. · 2016 [cited by applicant]
US 11245247B2 · Colles et al. · 2022 [cited by applicant]
US 11444433B2 · Colles et al. · 2022 [cited by applicant]
US 11600967B2 · Colles et al. · 2023 [cited by applicant]
US 11996676B2 · Colles · 2024 [cited by examiner]
US 20030016711A1 · Crawford · 2003 [cited by applicant]
US 20040202216A1 · Fairgrieve · 2004 [cited by applicant]
US 20050185428A1 · Crawford et al. · 2005 [cited by applicant]
US 20050243879A1 · Horiuchi et al. · 2005 [cited by applicant]
US 20070230526A1 · Moto et al. · 2007 [cited by applicant]
US 20080019407A1 · Li et al. · 2008 [cited by applicant]
US 20090161707A1 · Champion et al. · 2009 [cited by applicant]
US 20100283322A1 · Wibben · 2010 [cited by applicant]
US 20110085576A1 · Crawford et al. · 2011 [cited by applicant]
US 20110291578A1 · Philippbar et al. · 2011 [cited by applicant]
US 20120189028A1 · Hoffman · 2012 [cited by examiner]
US 20140009952A1 · Nomura et al. · 2014 [cited by applicant]
US 20160013614A1 · Moto · 2016 [cited by applicant]
US 20160344156A1 · Rothberg et al. · 2016 [cited by applicant]
US 20170085057A1 · Barnes et al. · 2017 [cited by applicant]
US 20170223788A1 · Jämsä et al. · 2017 [cited by applicant]
US 20170244212A1 · Burkholder · 2017 [cited by applicant]
US 20180261975A1 · Pavlov et al. · 2018 [cited by applicant]
US 20180278017A1 · Mignoli et al. · 2018 [cited by applicant]
US 20180323576A1 · Crawford et al. · 2018 [cited by applicant]
US 20190386460A1 · Barnes et al. · 2019 [cited by applicant]
US 20200067269A1 · Eggermont · 2020 [cited by applicant]
US 20210066885A1 · Kuo et al. · 2021 [cited by applicant]
JP 2004253444A · 2004 [cited by applicant]
JP 2016096221A · 2016 [cited by applicant]
KR 20150105889A · 2015 [cited by applicant]
WO 2020142949A1 · 2020 [cited by applicant]
WO 2020176971A1 · 2020 [cited by applicant]
WO 2021051762A1 · 2021 [cited by applicant]
International Search Report and Written Opinion dated Dec. 10, 2021 for PCT Patent Application No. PCT/IB2021/058143. [cited by applicant]
International Search Report and Written Opinion dated Jul. 14, 2022 for PCT Patent Application No. PCT/IB2022/053328. [cited by applicant]
International Search Report and Written Opinion dated Jul. 19, 2021 for PCT Patent Application No. PCT/IB2021/052368. [cited by applicant]
Notice of Allowance and Fees dated Jan. 31, 2024 for U.S. Appl. No. 18/167,164. [cited by applicant]
Notice of Allowance and Fees dated Nov. 8, 2022 for U.S. Appl. No. 17/658,477. [cited by applicant]
Notice of Allowance and Fees dated Sep. 14, 2021 for U.S. Appl. No. 17/301,009. [cited by applicant]
Office Action dated Oct. 12, 2023 for U.S. Appl. No. 18/167,164. [cited by applicant]
European Search Report dated Feb. 4, 2025 for European Patent Office Patent Application No. 22787724.8. [cited by applicant]
Cited By (1)
US 12,567,720