IP Library › Granted Patent US 12,235,492
Granted Patent B2
US 12,235,492 · App. 18/665,950 · Granted Feb 25, 2025

Wafer-scale-integrated silicon-photonics-based optical switching system and method of forming

Inventors: Tae Joon Seok (Berkeley, CA); Ming Chiang A Wu (Moraga, CA)
Assignee: The Regents of the University of California
G02B6/3546G02B6/3508G02B6/12007G02B2006/12145G02B6/29344
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,235,492
App. No.
18/665,950
Granted
Feb 25, 2025
Kind
B2
Abstract

A large-scale silicon-photonics-based optical switching system that occupies an area larger than the maximum area of a standard step-and-repeat lithography reticle is disclosed. The system includes a plurality of identical switch blocks, each of is formed in a different reticle field that no larger than the maximum reticle size. Bus waveguides of laterally adjacent switch blocks are stitched together at lateral interfaces that include a second arrangement of waveguide ports that is common to all lateral interfaces. Bus waveguides of vertically adjacent switch blocks are stitched together at vertical interfaces that include a first arrangement of waveguide ports that is common to all vertical interfaces. In some embodiments, the lateral and vertical interfaces include waveguide ports having waveguide coupling regions that are configured to mitigate optical loss due to stitching error.

Claims (48)

1. A monolithically integrated photonics system on a substrate, the system comprising:

a first bus waveguide in a first region that is characterized by a first lithography reticle that is no larger than a maximum reticle size, the first bus waveguide having a first width and including a first coupling portion having a second width and a first taper region that optically couples the first bus waveguide and the first coupling portion;

a second bus waveguide in a second region that is characterized by a second lithography reticle that is no larger than the maximum reticle size, the second bus waveguide having the first width and including a second coupling portion having the second width and a second taper region that optically couples the second bus waveguide and the second coupling portion; and

a first coupling region that includes the first and second coupling portions;

wherein the first region abuts the second region such that the first and second bus waveguides are optically coupled via the first coupling region; and

wherein the system occupies an area that exceeds the maximum reticle size.

2. The system of claim 1 further comprising:

a third bus waveguide that is located in the second region; and

a first switch that includes a first shunt waveguide and a first actuator for moving the first shunt waveguide between a first position and a second position, wherein the second bus waveguide and the third bus waveguide are not optically coupled when the first shunt waveguide is in the first position, and wherein the second bus waveguide and the third bus waveguide are optically coupled when the first shunt waveguide is in the second position.

3. The system of claim 2 wherein, when the first shunt waveguide is in the second position, the second bus waveguide and the first shunt waveguide collectively define a first adiabatic directional coupler that evanescently couples the second bus waveguide and the first shunt waveguide and the third bus waveguide and the first shunt waveguide collectively define a second adiabatic directional coupler that evanescently couples the third bus waveguide and the first shunt waveguide.

4. The system of claim 3 wherein the first switch further comprises:

a second shunt waveguide and a second actuator for moving the second shunt waveguide between a third position and a fourth position, wherein the second bus waveguide and the third bus waveguide are not optically coupled when the second shunt waveguide is in the third position, and wherein the second bus waveguide and the third bus waveguide are optically coupled when the second shunt waveguide is in the fourth position.

5. The system of claim 2 further comprising:

a first plurality of bus waveguides that includes the third bus waveguide, the first plurality of bus waveguides being located in the second region; and

a first plurality of switches that includes the first switch, each switch of the first plurality being operatively coupled with the second bus waveguide and a different bus waveguide of the first plurality thereof;

wherein each switch of the first plurality thereof includes a first shunt waveguide and a first actuator for moving the first shunt waveguide between a first position in which the second bus waveguide and its respective third bus waveguide are not optically coupled and a second position in which the second bus waveguide and its respective third bus waveguide are optically coupled.

6. The system of claim 5 wherein each switch of the plurality thereof further includes:

a second shunt waveguide and a second actuator for moving the second shunt waveguide between a third position in which the second bus waveguide and its respective third bus waveguide are not optically coupled and a fourth position in which the second bus waveguide and its respective third bus waveguide are optically coupled.

7. The system of claim 5 wherein the second bus waveguide and each of the first plurality of bus waveguides lie in the same plane.

8. The system of claim 7 wherein the second bus waveguide and at least one bus waveguide of the first plurality of bus waveguides cross at a crossing region that includes a multi-mode interference region.

9. The system of claim 1 wherein at least one bus waveguide of the first and second pluralities thereof comprises a material selected from the group consisting of silicon and silicon nitride.

10. The system of claim 1 further comprising an electronic circuit.

11. A monolithically integrated photonics system on a substrate, the system comprising:

a first plurality of bus waveguides that is located in a first region that is characterized by a first lithography reticle that is no larger than a maximum reticle size, each bus waveguide of the first plurality thereof having a first width and including a first coupling portion having a second width and a first taper region that optically couples the bus waveguide and its respective first coupling portion;

a second plurality of bus waveguides that is located in a second region that is characterized by a second lithography reticle that is no larger than the maximum reticle size, each bus waveguide of the second plurality thereof having the first width and including a second coupling portion having the second width and a second taper region that optically couples the bus waveguide and its respective second coupling portion; and

a first plurality of coupling regions, each coupling region including a different first coupling portion of the first plurality of bus waveguides and a different second coupling portion of the second plurality of bus waveguides;

wherein the first region abuts the second region such that each of the first plurality of bus waveguides is optically coupled with a different bus waveguide of the second plurality thereof via a different coupling region of the first plurality thereof; and

wherein the system occupies an area that exceeds the maximum reticle size.

12. The system of claim 11 further comprising:

a third plurality of bus waveguides that is located in the second region; and

a first plurality of switches, each switch being operatively coupled with a bus waveguide of the second plurality thereof and a bus waveguide of the third plurality thereof, wherein each switch includes a first shunt waveguide and a first actuator for moving the first shunt waveguide between a first position in which its respective bus waveguides of the second and third pluralities of bus waveguides are not optically coupled and a second position in which its respective bus waveguides of the second and third pluralities of bus waveguides are optically coupled;

wherein the first plurality of switches is arranged such that any bus waveguide of the second plurality thereof can be optically coupled with any bus waveguide of the third plurality thereof; and

wherein the second plurality of bus waveguides, the third plurality of bus waveguides, and the first plurality of switches collectively define a first switch block.

13. The system of claim 12 wherein each switch of the first plurality thereof further includes a second shunt waveguide and a second actuator for moving the second shunt waveguide between a third position in which its respective bus waveguides of the second and third pluralities of bus waveguides are not optically coupled and a fourth position in which its respective bus waveguides of the second and third pluralities of bus waveguides are optically coupled.

14. The system of claim 12 wherein the second plurality of bus waveguides and the third plurality of bus waveguides lie in the same plane.

15. The system of claim 14 wherein at least one bus waveguide of the second plurality thereof and at least one bus waveguide of the third plurality thereof cross at a crossing region that includes a multi-mode interference region.

16. The system of claim 11 wherein at least one bus waveguide of the first and second pluralities thereof comprises a material selected from the group consisting of silicon and silicon nitride.

17. A method for forming an integrated photonics system on a substrate, the method comprising:

forming a first bus waveguide in a first region that is characterized by a first lithography reticle that is no larger than a maximum reticle size, the first bus waveguide having a first width and including a first coupling portion having a second width and a first taper region that optically couples the first bus waveguide and the first coupling portion; and

forming a second bus waveguide in a second region that is characterized by a second lithography reticle that is no larger than the maximum reticle size, the second bus waveguide having the first width and including a second coupling portion having the second width and a second taper region that optically couples the second bus waveguide and the second coupling portion;

wherein the first and second bus waveguides are formed such that they are optically coupled via a first coupling region that includes the first and second coupling portions; and

wherein the system occupies an area that exceeds the maximum reticle size.

18. The method of claim 17 further comprising:

forming a third bus waveguide in the second region, wherein the third bus waveguide has the first width;

forming a shunt waveguide in the second region; and

forming an actuator in the second region, the actuator being operative for moving the shunt waveguide between a first position in which the second and third bus waveguides are not optically coupled and a second position in which the second and third bus waveguides are optically coupled.

19. The method of claim 17 further comprising forming an electronic circuit on the substrate.

20. The method of claim 17 wherein the second and third bus waveguides are formed such that they are in the same plane and cross at a crossing region that includes a multi-mode interference region.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 16, 2024
From: SEOK, TAE JOON; WU, MING CHIANG A
To: THE REGENTS OF THE UNIVERSITY OF CALIFORNIA
Reel/Frame 067435/0193 →
Continuity (5)
Continuation 18206343 · Jun 6, 2023
Continuation 17839173 · Jun 13, 2022
Continuation 16768233
Provisional Application 62592815 · Nov 30, 2017
Related Publication 20240302598A1 · Sep 12, 2024
References Cited (71)
US 5854868A · Yoshimura · 1998 [cited by examiner]
US 5960131A · Fouquet · 1999 [cited by examiner]
US 6028973A · Schienle et al. · 2000 [cited by applicant]
US 6160927A · Leclerc et al. · 2000 [cited by applicant]
US 6389189B1 · Edwards · 2002 [cited by examiner]
US 6442315B1 · Rhee · 2002 [cited by examiner]
US 6735363B1 · McGreer · 2004 [cited by examiner]
US 6970619B2 · Baumann et al. · 2005 [cited by applicant]
US 7116856B2 · Iio et al. · 2006 [cited by applicant]
US 8891914B2 · Ticknor · 2014 [cited by examiner]
US 8938142B2 · Shastri et al. · 2015 [cited by applicant]
US 9297956B2 · Hatori · 2016 [cited by examiner]
US 9335480B1 · Celo · 2016 [cited by examiner]
US 9405066B2 · Mahgerefteh et al. · 2016 [cited by applicant]
US 10715887B2 · Seok et al. · 2020 [cited by applicant]
US 11360272B2 · Seok et al. · 2022 [cited by applicant]
US 20020034372A1 · Alibert et al. · 2002 [cited by applicant]
US 20020176679A1 · Nashimoto · 2002 [cited by examiner]
US 20020181855A1 · Xue et al. · 2002 [cited by applicant]
US 20030010827A1 · Hilton et al. · 2003 [cited by applicant]
US 20030108274A1 · Haronian · 2003 [cited by applicant]
US 20030108290A1 · Zhang et al. · 2003 [cited by applicant]
US 20030174956A1 · Viens · 2003 [cited by examiner]
US 20040114869A1 · Fike · 2004 [cited by examiner]
US 20070258681A1 · Takabayashi et al. · 2007 [cited by applicant]
US 20090220228A1 · Popovic · 2009 [cited by applicant]
US 20120105944A1 · Wang et al. · 2012 [cited by applicant]
US 20120170111A1 · Doerr et al. · 2012 [cited by applicant]
US 20140212104A1 · Cho et al. · 2014 [cited by applicant]
US 20160327751A1 · Wu et al. · 2016 [cited by applicant]
US 20160359568A1 · De Dobbelaere et al. · 2016 [cited by applicant]
US 20190253775A1 · Seok et al. · 2019 [cited by applicant]
US 20220317381A1 · Seok et al. · 2022 [cited by applicant]
US 20230324622A1 · Seok et al. · 2023 [cited by applicant]
JP 56048603A · 1981 [cited by applicant]
JP 5648603A · 1981 [cited by applicant]
JP 09005799A · 1997 [cited by applicant]
WO 2014089454A2 · 2014 [cited by applicant]
WO 2015147966A2 · 2015 [cited by applicant]
WO 2018049345A2 · 2018 [cited by applicant]
Akhilesh S. P. Khope et al., “Elastic WDM crossbar switch for data centers,” Proc. of the 2016 IEEE Optical Interconnects Conference (01), dated 2016, pp. 48-49. [cited by applicant]
Amin Vahdat et al., “The emerging optical data center,” in Optical Fiber Communication Conference, Publisher: Optical Society of America, dated 2011, 3 pp. [cited by applicant]
Authorized Officer Lee W. Young, International Search Report and Written Opinion issued in PCT Application No. PCT/US2010/063127 mailed on Feb. 11, 2019. [cited by applicant]
Authorized Officer Shane Thomas, International Search Report issued in PCT Application No. PCT/US2017/050999 on Nov. 27, 2017. [cited by applicant]
Authorized Officer: Lee W. Young, “International Search Report and Written Opinion” issued in counterpart International Patent Application No. PCT/US2015/010811, dated Sep. 16, 2015, Publisher: PCT. [cited by applicant]
Dritan Celo et al., “32×32 Silicon Photonic Switch,” presented at the Optoelectronics and Communications Conference (OECC), dated 2016, 3 pp. [cited by applicant]
Examiner Interview Summary Record (PTOL-413) Mailed on Feb. 27, 2023 for U.S. Appl. No. 17/839,173. [cited by applicant]
Final Rejection Mailed on Nov. 24, 2021 for U.S. Appl. No. 16/768,233. [cited by applicant]
George Porter et al., “Integrating microsecond circuit switching into the data center,” in Proceedings of the ACM SIGCOMM 2013 conference on SIGCOMM, New York, NY, USA, Aug. 12, 2013, pp. 447-458. [cited by applicant]
Han et al., Large-scale silicon photonic switches with movable directional couplers, Apr. 2015 / Optica, pp. 370-375, vol. 2, No. 4. [cited by applicant]
Han Yun et al., “2×2 Adiabatic 3-dB Coupler on Silicon-on-Insulator Rib Waveguides”, Oct. 2013, Publisher: Department of electrical and Computer Engineering, University of British Columbia, Vancouver, Canada, Published … [cited by applicant]
He Liu et al., “Circuit Switching Under the Radar with REACToR,” in Proceedings of the 11th USENIX Conference on Networked Systems Design and Implementation, Berkeley, CA, USA, Apr. 2, 2014, pp. 1-15. [cited by applicant]
Ken Tanizawa et al., “Novel polarization diversity without switch duplication of a Si-wire PILOSS optical switch”, Optics Express, Mar. 21, 2016, Publisher: Optical Society of America, 8 pp., vol. 24, No. 7. [cited by applicant]
Ken Tanizawa et al., “4×4 Si-wire optical path switch with off-chip polarization diversity,” Opto-Electronics and Communications Conference (OECC), dated 2015, pp. 1-3. [cited by applicant]
Ken Tanizawa et al., “Silicon photonic 32×32 strictly-non-blocking blade switch and its full path characterization,” in OptoElectronics and Communications Conference (OECC), dated 2016, 3 pp. [cited by applicant]
Kyungmok Kwon et al., “128×128 Silicon Photonic MEMS Switch with Scalable Row/Column Addressing,” in Conference on Lasers and Electro-Optics, paper SF1A.4, dated 2018, p. SF1A.4. [cited by applicant]
Nathan Farrington et al., “Helios: a hybrid electrical/optical switch architecture for modular data centers,” ACM SIGCOMM Computer Communication Review, Aug. 30, 2010, pp. 339-350, vol. 41, No. 4. [cited by applicant]
Nathan L. Binkert et al., “Optical high radix switch design,” “Micro IEEE”, May 1, 2012, pp. 100-109, vol. 32, No. 3. [cited by applicant]
Non-Final Office Action received for U.S. Appl. No. 16/331,824, mailed on Dec. 19, 2019. [cited by applicant]
Non-Final Rejection Mailed on May 12, 2021 for U.S. Appl. No. 16/768,233. [cited by applicant]
Non-Final Rejection Mailed on Nov. 15, 2022 for U.S. Appl. No. 17/839,173. [cited by applicant]
Notice of Allowance and Fees Due (PTOL-85) Mailed on Feb. 22, 2022 for U.S. Appl. No. 16/768,233. [cited by applicant]
Notice of Allowance and Fees Due (PTOL-85) Mailed on Feb. 27, 2023 for U.S. Appl. No. 17/839,173. [cited by applicant]
Notice of Allowance and Fees Due (PTOL-85) Mailed on Jan. 24, 2024 for U.S. Appl. No. 18/206,343, 9 page(s). [cited by applicant]
Notice of Allowance received for U.S. Appl. No. 15/109,761, mailed on Jun. 14, 2018, 5 pages. [cited by applicant]
Notice of Allowance received for U.S. Appl. No. 15/109,761, mailed on May 29, 2018, 8 pages. [cited by applicant]
Notice of Allowance received for U.S. Appl. No. 16/331,824, mailed on Apr. 1, 2020. [cited by applicant]
Sebastien Rumley et al., “Impact of photonic switch radix on realizing optical interconnection networks for exascale systems,” Proc. of the IEEE Optical Interconnects Conference, dated 2014, pp. 98-99. [cited by applicant]
Shigeru Nakamura et al., “High extinction ratio optical switching independently of temperature with silicon photonic 1 ) 8 switch,” in Optical Fiber Communication Conference, dated 2012, 3 pp. [cited by applicant]
Tae Joon Seok et al., “Large-scale broadband digital silicon photonic switches with vertical adiabatic couplers,” Optica, Jan. 1, 2016, pp. 64-70, vol. 3, No. 1. [cited by applicant]
Yuta Akihama et al., “Single and multiple optical switches that use freestanding silicon nanowire waveguide couplers”, e16y; doi:10.1038/ISA.2012.16, “Light: Science & Applications (2012)”, Jun. 22, 2012, Publisher: CIO… [cited by applicant]