IP Library Granted Patent US 12,487,898
Granted Patent B2
US 12,487,898 · App. 18/670,636 · Granted Dec 2, 2025

Injection for fault insertion and integration testing

Inventors: Aaron J. Roberts (Tucson, AZ); Andrew Fullerton (Sahuarita, AZ); Paul Kountz (Tucson, AZ)
Assignee: Raytheon Company
G06F11/261G06F11/221G06F11/2733
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,487,898
App. No.
18/670,636
Granted
Dec 2, 2025
Kind
B2
Abstract

A method includes obtaining a portion of an original message in first bus traffic or second bus traffic transmitted over a communication bus by a bus controller or a remote terminal, respectively. The portion of the original message includes at least one bit. The method also includes, in response to determination that the portion of the obtained original message corresponds to a pattern in a pattern matching table, determining a specified bit that corresponds to the pattern based on a bit override table. The method further includes modifying the specified bit within the obtained original message to generate a modified message. In addition, the method includes outputting the modified message to the second bus bitwise when the original message is obtained from the first bus traffic or outputting the modified message to the first bus bitwise when the original message is obtained from the second bus traffic.

Claims (58)

1 . An apparatus comprising:

a first interface configured to couple to a first communication bus and to receive first bus traffic transmitted by a bus controller over the first communication bus;

a second interface configured to couple to a second communication bus and to receive second bus traffic transmitted by a remote terminal over the second communication bus; and

one or more processing devices configured to implement an injector that is configured to modify at least one of the first bus traffic and the second bus traffic received via the first interface and the second interface, respectively;

wherein, to modify at least one of the first bus traffic and the second bus traffic, the injector is configured to:

obtain a portion of an original message in the first bus traffic or the second bus traffic, the portion including at least one bit;

in response to a determination that the obtained portion of the original message corresponds to a pattern in a pattern matching table, determine a specified bit that corresponds to the pattern based on a bit override table;

modify the specified bit within the obtained original message to generate a modified message; and

output the modified message to the second communication bus bitwise when the original message is obtained from the first bus traffic or output the modified message to the first communication bus bitwise when the original message is obtained from the second bus traffic.

2 . The apparatus of claim 1 , further comprising:

a third interface configured to receive a set of configuration parameters from an external device;

wherein the injector is further configured to:

determine whether a flip condition defined by the set of configuration parameters is satisfied; and

in response to a determination that the flip condition is not satisfied, forward the portion of the original message bitwise.

3 . The apparatus of claim 2 , wherein the injector is further configured, in response to a determination that the flip condition defined by the set of configuration parameters is satisfied, to determine whether the obtained portion of the original message corresponds to the pattern in the pattern matching table.

4 . The apparatus of claim 3 , wherein the injector is further configured, in response to a determination that the portion of the original message does not correspond to any pattern in the pattern matching table, to forward the portion of the original message.

5 . The apparatus of claim 1 , wherein the first communication bus and the second communication bus are compatible with a MIL-STD-1553 protocol.

6 . The apparatus of claim 1 , wherein the first communication bus and the second communication bus are coupled to MIL-STD-1760 connectors, respectively.

7 . The apparatus of claim 1 , wherein the original message is an ‘R’ message or a ‘T’ message.

8 . A method comprising:

receiving, via a first interface, first bus traffic transmitted by a bus controller over a first communication bus;

receiving, via a second interface, second bus traffic transmitted by a remote terminal over a second communication bus; and

modifying, by an injector that includes one or more processing devices, at least one of the first bus traffic and the second bus traffic received via the first interface and the second interface, respectively;

wherein modifying at least one of the first bus traffic and the second bus traffic comprises:

obtaining a portion of an original message in the first bus traffic or the second bus traffic, the portion including at least one bit;

in response to a determination that the obtained portion of the original message corresponds to a pattern in a pattern matching table, determining a specified bit that corresponds to the pattern based on a bit override table;

modifying the specified bit within the obtained original message to generate a modified message; and

outputting the modified message to the second communication bus bitwise when the original message is obtained from the first bus traffic or outputting the modified message to the first communication bus bitwise when the original message is obtained from the second bus traffic.

9 . The method of claim 8 , further comprising:

receiving, by a third interface, a set of configuration parameters from an external device;

determining, by the injector, whether a flip condition defined by the set of configuration parameters is satisfied; and

in response to a determination that the flip condition is not satisfied, forwarding the portion of the original message bitwise.

10 . The method of claim 9 , further comprising:

in response to a determination that the flip condition defined by the set of configuration parameters is satisfied, determining whether the obtained portion of the original message corresponds to the pattern in the pattern matching table.

11 . The method of claim 10 , further comprising:

in response to a determination that the portion of the original message does not correspond to any pattern in the pattern matching table, forwarding the portion of the original message.

12 . The method of claim 8 , wherein the first communication bus and the second communication bus are compatible with a MIL-STD-1553 protocol.

13 . The method of claim 8 , wherein the first communication bus and the second communication bus are coupled to MIL-STD-1760 connectors, respectively.

14 . The method of claim 8 , wherein the original message is an ‘R’ message or a ‘T’ message.

15 . A non-transitory machine readable medium containing instructions that when executed cause at least one processor to:

receive, via a first interface, first bus traffic transmitted by a bus controller over a first communication bus;

receive, via a second interface, second bus traffic transmitted by a remote terminal over a second communication bus; and

modify at least one of the first bus traffic and the second bus traffic received via the first interface and the second interface, respectively;

wherein the instructions that when executed cause the at least one processor to modify at least one of the first bus traffic and the second bus traffic comprise instructions that when executed cause the at least one processor to:

obtain a portion of an original message in the first bus traffic or the second bus traffic, the portion including at least one bit;

in response to a determination that the obtained portion of the original message corresponds to a pattern in a pattern matching table, determine a specified bit that corresponds to the pattern based on a bit override table;

modify the specified bit within the obtained original message to generate a modified message; and

output the modified message to the second communication bus bitwise when the original message is obtained from the first bus traffic or output the modified message to the first communication bus bitwise when the original message is obtained from the second bus traffic.

16 . The non-transitory machine readable medium of claim 15 , further containing instructions that when executed cause the at least one processor to:

receive, via a third interface, a set of configuration parameters from an external device;

determine whether a flip condition defined by the set of configuration parameters is satisfied; and

in response to a determination that the flip condition is not satisfied, forward the portion of the original message bitwise.

17 . The non-transitory machine readable medium of claim 16 , further containing instructions that when executed cause the at least one processor to:

in response to a determination that the flip condition defined by the set of configuration parameters is satisfied, determine whether the obtained portion of the original message corresponds to the pattern in the pattern matching table.

18 . The non-transitory machine readable medium of claim 17 , further containing instructions that when executed cause the at least one processor to:

in response to a determination that the portion of the original message does not correspond to any pattern in the pattern matching table, forward the portion of the original message.

19 . The non-transitory machine readable medium of claim 15 , wherein the first communication bus and the second communication bus are compatible with a MIL-STD-1553 protocol.

20 . The non-transitory machine readable medium of claim 15 , wherein the first communication bus and the second communication bus are coupled to MIL-STD-1760 connectors, respectively.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 22, 2024
From: KOUNTZ, PAUL
To: RAYTHEON COMPANY
Reel/Frame 067499/0094 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 21, 2024
From: ROBERTS, AARON J.; FULLERTON, ANDREW
To: RAYTHEON COMPANY
Reel/Frame 067484/0949 →
Continuity (1)
Related Publication 20250363024A1 · Nov 27, 2025
References Cited (14)
US 6212224B1 · Cammarota et al. · 2001 [cited by applicant]
US 6941850B1 · McMahon · 2005 [cited by applicant]
US 8032685B2 · Weber · 2011 [cited by examiner]
US 9875200B2 · Huber et al. · 2018 [cited by applicant]
US 9916277B2 · Hammel et al. · 2018 [cited by applicant]
US 11928015B1 · Krein et al. · 2024 [cited by applicant]
US 12124367B2 · Wang · 2024 [cited by examiner]
US 20020196782A1 · Furukawa · 2002 [cited by examiner]
US 20060120354A1 · Sohn · 2006 [cited by examiner]
US 20100161862A1 · Fredriksson · 2010 [cited by examiner]
US 20130211813A1 · Campbell · 2013 [cited by applicant]
EP 3535625B1 · 2021 [cited by applicant]
MIL-STD-1553 Message Transmission and Reception Using FPGA by Petr Topolsky Published in: 2019 International Conference on Military Technologies (ICMT) https://ieeexplore.IEEE.org/document/8870014 (Year: 2019). [cited by examiner]
International Search Report and Written Opinion of the International Searching Authority dated Jul. 30, 2025 in connection with International Patent Application No. PCT/US2025/029412, 12 pages. [cited by applicant]