IP Library › Granted Patent US 12,732,712
Granted Patent B2
US 12,732,712 · App. 18/712,294 · Granted Sep 8, 2026

Solid-state imaging device and electronic device

Inventors: Shun Kaizu (Kanagawa, JP); Eiji Hirata (Kanagawa, JP)
Assignee: Sony Semiconductor Solutions Corporation
H04N25/135H04N25/77
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,732,712
App. No.
18/712,294
Granted
Sep 8, 2026
Kind
B2
Abstract

In one example, a solid-state imaging device includes a pixel array with pixels arrayed in a matrix. The pixels include first pixels that respectively include a photoelectric conversion section that performs photoelectric conversion of incident light; a transfer transistor that controls transfer of a charge generated in the photoelectric conversion section; a floating diffusion region that accumulates the charge transferred from the photoelectric conversion section via the transfer transistor; and an amplification transistor that causes a voltage signal corresponding to the charge accumulated in the floating diffusion region to emerge in a signal line. The first pixels are arrayed in a first diagonal direction in the pixel array, and at least two of the first pixels arrayed in the first diagonal direction share one region defined as the floating diffusion region.

Claims (47)

1 . A solid-state imaging device comprising:

a pixel array section including a plurality of pixels arrayed in a matrix, the pixels including a plurality of first pixels that respectively perform photoelectric conversion of light of a first wavelength component, wherein

each of the pixels includes:

a photoelectric conversion section that performs photoelectric conversion of incident light;

a transfer transistor that controls transfer of a charge generated in the photoelectric conversion section;

a floating diffusion region that accumulates the charge transferred from the photoelectric conversion section via the transfer transistor; and

an amplification transistor that causes a voltage signal corresponding to the charge accumulated in the floating diffusion region to emerge in a signal line,

the plurality of first pixels is arrayed in a first diagonal direction in the pixel array section, and

at least two first pixels of the plurality of first pixels arrayed in the first diagonal direction share one region defined as the floating diffusion region, wherein the floating diffusion region is disposed directly between the two first pixels sharing the floating diffusion region along the first diagonal direction.

2 . The solid-state imaging device according to claim 1 , wherein

the pixel array section includes a plurality of combinations of at least two first pixels sharing one floating diffusion region, and

the combinations of the at least two first pixels are regularly arrayed in the pixel array section.

3 . The solid-state imaging device according to claim 1 , wherein

the plurality of pixels each includes a plurality of second pixels that performs photoelectric conversion of light of a second wavelength component different from the first wavelength component,

the plurality of second pixels is arrayed in a column direction in the pixel array section, and

at least two second pixels arrayed every other pixel in the column direction, among the plurality of second pixels, share one region defined as the floating diffusion region.

4 . The solid-state imaging device according to claim 3 , wherein

the one floating diffusion region shared by the at least two first pixels and the one floating diffusion region shared by the at least two second pixels are an identical floating diffusion region.

5 . The solid-state imaging device according to claim 3 , further comprising a processing section that rearrange a pixel array of image data read from the pixel array section.

6 . The solid-state imaging device according to claim 1 , further comprising a correcting section that corrects an image value read from each of the plurality of pixels.

7 . The solid-state imaging device according to claim 1 , further comprising a drive circuit that drives the plurality of pixels such that exposure of the plurality of pixels is simultaneously started.

8 . The solid-state imaging device according to claim 1 , wherein

the pixel array section includes a color filter array having a Bayer array as a repeating unit.

9 . The solid-state imaging device according to claim 1 , wherein

the pixel array section includes a color filter array having a quad Bayer array as a repeating unit.

10 . The solid-state imaging device according to claim 1 , wherein

the pixel array section includes a color filter array having an RGBW array as a repeating unit.

11 . The solid-state imaging device according to claim 1 , wherein

the plurality of pixels each includes a plurality of second pixels that performs photoelectric conversion of light of a second wavelength component different from the first wavelength component,

the plurality of second pixels is arrayed in a second diagonal direction intersecting the first diagonal direction in the pixel array section, and

at least two second pixels of the plurality of second pixels arrayed in the second diagonal direction share one region defined as the floating diffusion region.

12 . The solid-state imaging device according to claim 11 , wherein

the one floating diffusion region shared by the at least two first pixels and the one floating diffusion region shared by the at least two second pixels are an identical floating diffusion region.

13 . The solid-state imaging device according to claim 11 , wherein

the plurality of pixels includes a plurality of third pixels that each performs photoelectric conversion of light of a third wavelength component different from the first wavelength component and the second wavelength component,

the plurality of third pixels is arrayed in a column direction and a row direction in the pixel array section, and

at least two third pixels arrayed every other pixel in the column direction or the row direction, among the plurality of third pixels, share one region defined as the floating diffusion regions.

14 . The solid-state imaging device according to claim 11 , wherein

the plurality of pixels includes the plurality of first pixels, the plurality of second pixels, and a plurality of third pixels, the plurality of third pixels each provided to perform photoelectric conversion of light of a third wavelength component different from the first wavelength component and the second wavelength component, and

the pixel array section includes a color filter array having a first unit and a second unit as a repeating unit, the first unit including one or more of the first pixels and one or more of the second pixels arrayed in a matrix, the second unit including one or more of the first pixels and one or more of the third pixels arrayed in a matrix.

15 . The solid-state imaging device according to claim 1 , further comprising:

a drive circuit that drives the plurality of pixels; and

a plurality of drive lines extending from the drive circuit and connected to the plurality of pixels, wherein

the at least two first pixels arrayed in the first diagonal direction and sharing the one floating diffusion region are connected to an identical drive line.

16 . An electronic device comprising:

the solid-state imaging device according to claim 1 ; and

a processor that executes predetermined processing on image data output from the solid-state imaging device.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 22, 2024
From: KAIZU, SHUN; HIRATA, EIJI
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 067489/0361 →
Priority Claims (1)
JP 2022-003054 · Jan 12, 2022 · national
Continuity (1)
Related Publication 20250016464A1 · Jan 9, 2025
References Cited (15)
US 9160990B2 · Kawai · 2015 [cited by examiner]
US 20090195683A1 · Honda · 2009 [cited by applicant]
US 20120113290A1 · Nakata · 2012 [cited by examiner]
US 20150002635A1 · Kawai · 2015 [cited by applicant]
US 20150029358A1 · Kaizu · 2015 [cited by examiner]
US 20150029376A1 · Yamaguchi · 2015 [cited by examiner]
US 20180205900A1 · Nakata · 2018 [cited by examiner]
US 20210211597A1 · Nakata · 2021 [cited by applicant]
JP 2010193200A · 2010 [cited by applicant]
JP 2012104979A · 2012 [cited by applicant]
JP 2013143730A · 2013 [cited by applicant]
JP 2015026938A · 2015 [cited by applicant]
JP 2016009872A · 2016 [cited by applicant]
WO 2013145487A1 · 2013 [cited by applicant]
International Search Report (PCT/ISA/210), International Application No. PCT/JP2022/048574, dated Mar. 28, 2023. [cited by applicant]