IP Library Granted Patent US 12,700,874
Granted Patent B2
US 12,700,874 · App. 18/716,635 · Granted Aug 4, 2026

Encoding circuit, decoding circuit, encoding method, decoding method, and computer program

Inventors: Takeshi Kakizaki (Musashino, JP); Masanori Nakamura (Musashino, JP); Fukutaro Hamaoka (Musashino, JP)
Assignee: NTT, Inc.
H03M7/6005H03M7/6011H03M9/00H03M13/1125
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,700,874
App. No.
18/716,635
Granted
Aug 4, 2026
Kind
B2
Abstract

An encoding circuit including: a serial-parallel circuit that performs serial-parallel conversion on input data of a uniform sequence to divide the data into a plurality of pieces of divided data; a sequence conversion unit that encodes the divided data and converts the encoded divided data into divided data of a non-uniform sequence; a parallel-serial circuit that converts the divided data and the divided data of the non-uniform sequence converted by the sequence conversion unit into serial data by performing parallel-serial conversion; an external encoding unit that adds an error correction code to the serial data and encodes the serial data; a division unit that divides the serial data to which the error correction code is added into a plurality of pieces of divided data; a bit conversion circuit that regards the plurality of pieces of divided data divided as data to be transmitted in different subchannels and converts a bit sequence to make a communication channel capacity of each subchannel non-uniform; and a conversion unit that allocates data of a uniform sequence to a least significant bit and allocates data of a non-uniform sequence to a most significant bit among the plurality of pieces of divided data.

Claims (61)

1 . An encoding circuit used for coherent digital signal processing, comprising:

a serial-parallel circuit configured to perform serial-parallel conversion on input data of a uniform sequence to divide the data into a plurality of pieces of divided data;

a sequence converter configured to encode the divided data and converts the encoded divided data into divided data of a non-uniform sequence;

a parallel-serial circuit configured to convert the divided data output from the serial-parallel circuit and the divided data of the non-uniform sequence converted by the sequence converter into serial data by performing parallel-serial conversion;

an external encoder configured to add an error correction code to the serial data and encodes the serial data;

a divider configured to divide the serial data to which the error correction code is added into a plurality of pieces of divided data;

a bit conversion circuit configured to regard the plurality of pieces of divided data divided by the divider as data to be transmitted in different subchannels and converts a bit sequence to make a communication channel capacity of each subchannel non-uniform; and

a converter configured to allocate data of a uniform sequence to a least significant bit and allocates data of a non-uniform sequence to a most significant bit by performing Gray labeling on the plurality of pieces of divided data output from the bit conversion circuit.

2 . The encoding circuit according to claim 1 , further comprising:

a preprocessing circuit configured to output a bit sequence corresponding to amplitude as it is when a number of bits per symbol is larger than a number of divisions by the divider.

3 . A decoding circuit used for coherent digital signal processing, comprising:

a serial-parallel circuit configured to perform serial-parallel conversion on input data to divide the data into a plurality of pieces of divided data;

a first likelihood calculation circuit configured to calculate a likelihood by soft decision on a basis of some pieces of divided data of the plurality of pieces of divided data and information of noise generated in a communication channel;

a decoder configured to use the likelihood as an input and corrects an error of the divided data input to the first likelihood calculation circuit;

one or more second likelihood calculation circuits configured to calculate a likelihood related to a conditional probability on a basis of a code word error-corrected by the decoder, some pieces of divided data of the plurality of pieces of divided data, and information of noise generated in the communication channel, and makes a hard decision;

a combiner configured to combine an obtained bit sequence and a decoded information bit;

an outer code decoder configured to decode an outer code;

a serial-parallel circuit configured to perform serial-parallel conversion on input data to divide the data into divided data of a uniform sequence and divided data of a non-uniform sequence;

a sequence converter configured to decode the divided data of the non-uniform sequence and converts the divided data into divided data of a uniform sequence; and

a parallel-serial circuit configured to perform parallel-serial conversion on the divided data of the uniform sequence output from the sequence converter and the divided data of the uniform sequence divided to restore the data of the uniform sequence,

the decoding circuit further comprising:

an inverse preprocessing circuit configured to output a bit sequence corresponding to amplitude as it is when a number of bits per symbol is larger than a number of divisions by the serial-parallel circuit.

4 . A non-transitory computer readable storage medium that stores a computer program to be executed by the computer;

performing serial-parallel conversion on input data to divide the data into a plurality of pieces of divided data;

calculating a likelihood by soft decision on a basis of some pieces of divided data of the plurality of pieces of divided data and information of noise generated in a communication channel;

using the likelihood as an input and correcting an error of the divided data;

calculating a likelihood related to a conditional probability on a basis of a code word error-corrected, some pieces of divided data of the plurality of pieces of divided data, and information of noise generated in the communication channel, and making a hard decision;

combining an obtained bit sequence and a decoded information bit;

decoding an outer code;

performing serial-parallel conversion on input data to divide the data into divided data of a uniform sequence and divided data of a non-uniform sequence;

decoding the divided data of the non-uniform sequence and converting the divided data into divided data of a uniform sequence; and

performing parallel-serial conversion on the divided data of the uniform sequence converted and the divided data of the uniform sequence divided to restore the data of the uniform sequence,

outputting a bit sequence corresponding to amplitude as it is when a number of bits per symbol is larger than a number of divisions by the serial-parallel conversion.

5 . An encoding method used for coherent digital signal processing, comprising:

performing serial-parallel conversion on input data of a uniform sequence to divide the data into a plurality of pieces of divided data;

encoding the divided data and converting the encoded divided data into divided data of a non-uniform sequence;

converting the divided data and the divided data of the non-uniform sequence into serial data by performing parallel-serial conversion;

adding an error correction code to the serial data and encoding the serial data;

dividing the serial data to which the error correction code is added into a plurality of pieces of divided data;

regarding the plurality of pieces of divided data divided as data to be transmitted in different subchannels and converting a bit sequence to make a communication channel capacity of each subchannel non-uniform; and

allocating data of a uniform sequence to a least significant bit and allocating data of a non-uniform sequence to a most significant bit by performing Gray labeling on the plurality of pieces of divided data.

6 . A decoding method used for coherent digital signal processing, comprising:

performing serial-parallel conversion on input data to divide the data into a plurality of pieces of divided data;

calculating a likelihood by soft decision on a basis of some pieces of divided data of the plurality of pieces of divided data and information of noise generated in a communication channel;

using the likelihood as an input and correcting an error of the divided data;

calculating a likelihood related to a conditional probability on a basis of a code word error-corrected, some pieces of divided data of the plurality of pieces of divided data, and information of noise generated in the communication channel, and making a hard decision;

combining an obtained bit sequence and a decoded information bit;

decoding an outer code;

performing serial-parallel conversion on input data to divide the data into divided data of a uniform sequence and divided data of a non-uniform sequence;

decoding the divided data of the non-uniform sequence and converting the divided data into divided data of a uniform sequence; and

performing parallel-serial conversion on the divided data of the uniform sequence converted and the divided data of the uniform sequence divided to restore the data of the uniform sequence,

the decoding method further comprising:

outputting a bit sequence corresponding to amplitude as it is when a number of bits per symbol is larger than a number of divisions by the serial-parallel conversion.

7 . A non-transitory computer readable storage medium that stores a computer program to be executed by the computer;

performing serial-parallel conversion on input data of a uniform sequence to divide the data into a plurality of pieces of divided data;

encoding the divided data and converting the encoded divided data into divided data of a non-uniform sequence;

converting the divided data and the divided data of the non-uniform sequence into serial data by performing parallel-serial conversion;

adding an error correction code to the serial data and encoding the serial data;

dividing the serial data to which the error correction code is added into a plurality of pieces of divided data;

regarding the plurality of pieces of divided data divided as data to be transmitted in different subchannels and converting a bit sequence to make a communication channel capacity of each subchannel non-uniform; and

allocating data of a uniform sequence to a least significant bit and allocating data of a non-uniform sequence to a most significant bit by performing Gray labeling on among the plurality of pieces of divided data.

Assignments (2)
CHANGE OF NAME Recorded Oct 3, 2025
From: NIPPON TELEGRAPH AND TELEPHONE CORPORATION
To: NTT, INC.
Reel/Frame 072996/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 5, 2024
From: KAKIZAKI, TAKESHI; NAKAMURA, MASANORI; HAMAOKA, FUKUTARO
To: NIPPON TELEGRAPH AND TELEPHONE CORPORATION
Reel/Frame 067626/0881 →
Continuity (1)
Related Publication 20250038767A1 · Jan 30, 2025
References Cited (32)
US 7010738B2 · Morioka · 2006 [cited by examiner]
US 9166739B2 · Sakai · 2015 [cited by examiner]
US 20110206158A1 · Kim et al. · 2011 [cited by applicant]
US 20170099173A1 · Yun et al. · 2017 [cited by applicant]
US 20200127680A1 · Kim · 2020 [cited by applicant]
US 20210218496A1 · Koganei et al. · 2021 [cited by applicant]
CN 108270515A · 2018 [cited by applicant]
CN 111200441A · 2020 [cited by applicant]
CN 111200481A · 2020 [cited by applicant]
EP 2843662A1 · 2015 [cited by applicant]
JP 2018520617A · 2018 [cited by applicant]
JP 2021111864A · 2021 [cited by applicant]
KR 0133508B1 · 1998 [cited by examiner]
WO WO2008087598A2 · 2008 [cited by applicant]
WO WO2017057206A1 · 2017 [cited by applicant]
Georg Bocherer et al., Bandwidth Efficient and Rate-Matched Low-Density Parity-Check Coded Modulation, IEEE Transactions on Communications, vol. 63, No. 12, Dec. 2015, pp. 4651-4665. [cited by applicant]
Tsuyoshi Yoshida et al., Multilevel Coding with Flexible Probabilistic Shaping for Rate-Adaptive and Low-Power Optical Communications, OFC 2020, 2020, pp. 1-3. [cited by applicant]
Kiichi Sugitani et al., Performance Evaluation of WDM Channel Transmission for Probabilistic Shaping With Partial Multilevel Coding, Journal of Lightwave Technology, vol. 39, No. 9, May 1, 2021, pp. 2873-2879. [cited by applicant]
Takeshi Kakizaki et al., Low-complexity Channel Polarized Multilevel Coding for Modulation-format-independent Forward Error Correction, ECOC2021, (2021). [cited by applicant]
Bipin Sankar Gopalakrishna Pillai et al., End-to-End Energy Modeling and Analysis of Long-Haul Coherent Transmission Systems, Journal of Lightwave Technology, vol. 32, No. 18, Sep. 15, 2014. [cited by applicant]
OIF-FEC-100G-01.0, 100G Forward Error Correction White Paper (May 2010), Optical Internetworking Forum. [cited by applicant]
F. Gabry et al., Multi-Kernel Construction of Polar Codes, 2017 IEEE International Conference on Communications Workshops (ICC Workshops), pp. 761-765 (2017). [cited by applicant]
H. Lin et al., Linear and Nonlinear Binary Kernels of Polar Codes of Small Dimensions With Maximum Exponents, IEEE Transactions on Information Theory, 61(10), 5253, (2015). [cited by applicant]
I. Tal et al., List Decoding of Polar Codes, IEEE Transactions on Information Theory, 61(5) 2213, (2015). [cited by applicant]
“Giuseppe Caire et al., Bit-Interleaved Coded Modulation, IEEE Transactions on Information Theory, vol. 44, No. 3, May 1998, pp. 927-946”. [cited by applicant]
“Hideki Imai et al., A New Multilevel Coding Method Using Error-Correcting Codes, IEEE Transactions on Information Theory, vol. IT-23, No. 3, 1977, pp. 371-377”. [cited by applicant]
“Takeshi Kakizaki et al., Low-complexity Channel-polarized Multilevel Coding for Probabilistic Amplitude Shaping, OFC2022, (2022)”. [cited by applicant]
“Akira Yamada et al., A Study on Quantization for BP Decoding of Polar Codes, IEICE Technical Report, Mar. 2020, vol. 119, No. 448, pp. 263-268”. [cited by applicant]
“Andreas Bisplinghoff et al., Low-Power, Phase-Slip Tolerant, Multilevel Coding for M-QAM, Journal of Lightwave Technology, vol. 35, No. 4, Feb. 15, 2017, pp. 1006-1014”. [cited by applicant]
“Masoud Barakatain et al., Performance-Complexity Tradeoffs of Concatenated FEC for Higher-Order Modulation, Journal of Lightwave Technology, vol. 38, No. 11, Jun. 1, 2020, pp. 2944-2953”. [cited by applicant]
“Yohei Koganei et al., Multilevel Coding With Spatially Coupled Repeat-Accumulate Codes for High-Order QAM Optical Transmission, Journal of Lightwave Technology, vol. 37, No. 2, Jan. 15, 2019, pp. 486-492”. [cited by applicant]
International Search Report from related application No. PCT/JP2022/020454, dated Aug. 23, 2022. [cited by applicant]