IP Library › Granted Patent US 12,651,966
Granted Patent B2
US 12,651,966 · App. 18/726,769 · Granted Jun 9, 2026

Boost circuitry and boost system

Inventor: Hideki Uchida (Tokyo, JP)
Assignee: ZEON CORPORATION
H02M3/07H02M1/007H02M3/33538H02M7/06
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,651,966
App. No.
18/726,769
Granted
Jun 9, 2026
Kind
B2
Abstract

Boost circuitry 20 including: an input 48 configured to input an electrical signal; capacitors 43, 45 connected in parallel configured to store charge pertaining to the electrical signal input; at least one of a switch 44 capable of switching a connection state of the capacitors 43, 45 ; and a controller 47 configured to control the at least one of the switch 44 to switch the connection state of the capacitors 43, 45 from parallel to series based on an amount of charge of any one of the capacitors 43, 45 ; and an output 49 configured to output a boosted electrical signal.

Claims (15)

1 . Boost circuitry comprising: an input configured to input an electrical signal; capacitors connected in parallel configured to store charge pertaining to the electrical signal inputted; at least one switch capable of switching a connection state of the capacitors; a controller configured to control the at least one switch to switch the connection state of the capacitors from parallel to series based on an amount of charge of any one of the capacitors; and an output configured to output a boosted electrical signal in response to the connection state of the capacitors being switched from parallel to series, wherein the controller is configured to control the at least one switch to switch the connection state of the capacitors from parallel to series in response to voltage between plates of any one of the capacitors reaching or exceeding a predetermined first threshold value.

2 . The boost circuitry according to claim 1 , wherein the output is configured to output a pulsed electrical signal as the boosted electrical signal.

3 . The boost circuitry according to claim 1 , wherein the controller is configured to, when the capacitors are connected in series, control the at least one switch to switch the connection state of the capacitors from series to parallel in response to the voltage between plates of any one of the capacitors becoming less than a predetermined second threshold value that is smaller than the first threshold value.

4 . The boost circuitry according to claim 3 , wherein the first threshold value and the second threshold value are values determined based on an amount of charge input by the electrical signal input from the input and a desired time interval of switching the at least one switch.

5 . The boost circuitry according to claim 1 , further comprising a boost circuit provided before the capacitors and configured to boost the electrical signal input.

6 . The boost circuitry according to claim 1 , further comprising resistors connected in series to the capacitors.

7 . The boost circuitry according to claim 6 , wherein

the capacitors and the resistors are connected in parallel to input terminals for an electrical signal input from an electrical power generation element; and

the resistors have resistance values selected based on an I-V curve characteristic of the electrical power generation element.

8 . A boost system comprising:

an electrical power generation element configured for ambient power generation;

the boost circuitry according to claim 1 ;

a storage element configured to store electrical power generated by the electrical power generation element and boosted by the boost circuitry; and

a load configured to operate based on electrical power stored in the storage element.

9 . The boost system according to claim 8 , wherein the load is configured to operate based on a boosted pulsed electrical signal in response to output of the boosted pulsed electrical signal from the boost circuitry due to the controller switching the connection state of the capacitors from parallel to series.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 3, 2024
From: UCHIDA, HIDEKI
To: ZEON CORPORATION
Reel/Frame 067911/0833 →
Priority Claims (1)
JP 2022-011320 · Jan 27, 2022 · national
Continuity (1)
Related Publication 20250070659A1 · Feb 27, 2025
References Cited (24)
US 7898223B2 · Takeda · 2011 [cited by examiner]
US 9083187B2 · Ito · 2015 [cited by examiner]
US 11482878B2 · Lynds · 2022 [cited by examiner]
US 20100207929A1 · Miyazaki · 2010 [cited by applicant]
US 20100332167A1 · Nuotio et al. · 2010 [cited by applicant]
US 20120200163A1 · Ito et al. · 2012 [cited by applicant]
US 20130154580A1 · Shimizu · 2013 [cited by applicant]
US 20160065059A1 · Ikenaga · 2016 [cited by applicant]
US 20180342949A1 · Utsunomiya · 2018 [cited by examiner]
US 20200252010A1 · Chiba · 2020 [cited by examiner]
US 20210367511A1 · Liu · 2021 [cited by examiner]
US 20210384824A1 · Mueller · 2021 [cited by examiner]
JP 2001309643A · 2001 [cited by applicant]
JP 2004282800A · 2004 [cited by applicant]
JP 2010183710A · 2010 [cited by applicant]
JP 2016054586A · 2016 [cited by applicant]
JP 2017017853A · 2017 [cited by applicant]
JP 2017192168A · 2017 [cited by applicant]
WO 2011027660A1 · 2011 [cited by applicant]
WO 2012001810A1 · 2012 [cited by applicant]
WO WO2021029427A1 · 2021 [cited by examiner]
John F. Dickson, On-Chip High-Voltage Generation in MNOS Integrated Circuits Using an Improved Voltage Multiplier Technique, IEEE Journal Of Solid-State Circuits, Jun. 1976, pp. 374-378, vol. 11. [cited by applicant]
Mar. 7, 2023, International Search Report issued in the International Patent Application No. PCT/JP2023/002146. [cited by applicant]
Jul. 30, 2024, International Preliminary Report on Patentability issued in the International Patent Application No. PCT/JP2023/002146. [cited by applicant]