IP Library Granted Patent US 12,738,252
Granted Patent B2
US 12,738,252 · App. 18/736,899 · Granted Sep 15, 2026

Graphics with adaptive temporal adjustments

Inventors: Louis Feng (San Jose, CA); Altug Koker (El Dorado Hills, CA); Tomasz Janczak (Gdansk, PL); Andrew T. Lauritzen (Victoria, CA); David M. Cimini (Orangevale, CA); Nikos Kaburlasos (Lincoln, CA); Joydeep Ray (Folsom, CA); John H Feit (Folsom, CA); Travis T. Schluessler (Hillsboro, OR); Jacek Kwiatkowski (Santa Clara, CA); Philip R. Laws (Santa Clara, CA); Devan Burke (Portland, OR); Elmoustapha Ould-Ahmed-Vall (Chandler, AZ); Abhishek R. Appu (El Dorado Hills, CA)
Assignee: Intel Corporation
G09G5/005G06T1/20G09G5/001G09G5/363G09G5/38G09G5/391G09G2360/06G09G2360/08G09G2360/121G09G2360/125
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,738,252
App. No.
18/736,899
Granted
Sep 15, 2026
Kind
B2
Abstract

An embodiment of an electronic processing system may include an application processor, persistent storage media communicatively coupled to the application processor, a graphics subsystem communicatively coupled to the application processor, an object space adjuster communicatively coupled to the graphics subsystem to adjust an object space parameter based on a screen space parameter, and a sample adjuster communicatively coupled to the graphics subsystem to adjust a sample parameter of the graphics subsystem based on a detected condition. Other embodiments are disclosed and claimed.

Claims (32)

1 . At least one non-transitory computer readable storage medium comprising a set of instructions, which when executed by a computing system, cause the computing system to:

assign a first rate to a first object in a frame; and

assign a second rate to a second object in the frame, wherein the second rate indicates a greater number of pixels to share a pixel shader result than the first rate, wherein the first rate and the second rate are selected in response to identified motion, and wherein the identified motion is based on temporal anti-aliasing data.

2 . The at least one non-transitory computer readable storage medium of claim 1 , wherein the set of instructions, when executed, further cause the computing system to assign a third rate to a third object in the frame, wherein the third rate indicates a greater number of pixels to share a pixel shader result than the second rate, and wherein the third rate is associated with temporal anti-aliasing data.

3 . The at least one non-transitory computer readable storage medium of claim 1 , wherein a number of samples for anti-aliasing are assigned to each of the first and second objects in the frame based on an associated relative motion value.

4 . The at least one non-transitory computer readable storage medium of claim 3 , wherein the associated relative motion value is assigned on a per-pixel basis.

5 . The at least one non-transitory computer readable storage medium of claim 3 , wherein the associated relative motion value is based on a comparison corresponding to a difference in pixel values data between the frame and a subsequent frame as well as being based on the temporal anti-aliasing data of the subsequent frame.

6 . The at least one non-transitory computer readable storage medium of claim 1 , wherein a number of samples for anti-aliasing are assigned to each of the first and second objects in the frame based on an actual complexity of a scene as determined from a prior frame.

7 . The at least one non-transitory computer readable storage medium of claim 1 , wherein a number of samples for anti-aliasing are assigned to each of the first and second objects in the frame based on changes in a scene as compared with a prior frame and based on one or more detected static objects as compared with the prior frame.

8 . An apparatus comprising:

a memory interface; and

a graphics processing unit coupled to the memory interface, the graphics processing unit to:

assign a first rate to a first object in a frame; and

assign a second rate to a second object in the frame, wherein the second rate indicates a greater number of pixels to share a pixel shader result than the first rate, wherein the first rate and the second rate are selected in response to identified motion, and wherein the identified motion is based on temporal anti-aliasing data.

9 . The apparatus of claim 8 , wherein the graphics processing unit is further to:

assign a third rate to a third object in the frame, wherein the third rate indicates a greater number of pixels to share a pixel shader result than the second rate, and wherein the third rate is associated with temporal anti-aliasing data.

10 . The apparatus of claim 8 , wherein a number of samples for anti-aliasing are assigned to each of the first and second objects in the frame based on an associated relative motion value.

11 . The apparatus of claim 10 , wherein the associated relative motion value is assigned on a per-pixel basis.

12 . The apparatus of claim 10 , wherein the associated relative motion value is based on a comparison corresponding to a difference in pixel values data between the frame and a subsequent frame as well as being based on the temporal anti-aliasing data of the subsequent frame.

13 . The apparatus of claim 8 , wherein a number of samples for anti-aliasing are assigned to each of the first and second objects in the frame based on an actual complexity of a scene as determined from a prior frame.

14 . The apparatus of claim 8 , wherein a number of samples for anti-aliasing are assigned to each of the first and second objects in the frame based on changes in a scene as compared with a prior frame and based on one or more detected static objects as compared with the prior frame.

15 . An electronic processing system, comprising:

an application processor; and

a graphics subsystem communicatively coupled to the application processor, the graphics subsystem to:

assign a first rate to a first object in a frame; and

assign a second rate to a second object in the frame, wherein the second rate indicates a greater number of pixels to share a pixel shader result than the first rate, wherein the first rate and the second rate are selected in response to identified motion, and wherein the identified motion is based on temporal anti-aliasing data.

16 . The electronic processing system of claim 15 , wherein the graphics subsystem is further to: assign a third rate to a third object in the frame, wherein the third rate indicates a greater number of pixels to share a pixel shader result than the second rate, and wherein the third rate is associated with temporal anti-aliasing data.

17 . The electronic processing system of claim 15 , wherein a number of samples for anti-aliasing are assigned to each of the first and second objects in the frame based on an associated relative motion value.

18 . The electronic processing system of claim 17 , wherein the associated relative motion value is assigned on a per-pixel basis.

19 . The electronic processing system of claim 17 , wherein the associated relative motion value is based on a comparison corresponding to a difference in pixel values data between the frame and a subsequent frame as well as being based on the temporal anti-aliasing data of the subsequent frame.

20 . The electronic processing system of claim 15 , wherein a number of samples for anti-aliasing are assigned to each of the first and second objects in the frame based on an actual complexity of a scene as determined from a prior frame.

21 . The electronic processing system of claim 15 , wherein a number of samples for anti-aliasing are assigned to each of the first and second objects in the frame based on changes in a scene as compared with a prior frame and based on one or more detected static objects as compared with the prior frame.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 11, 2026
From: INTEL CORPORATION
To: INTEL PRODUCTS IP LLC
Reel/Frame 075991/0981 →
Continuity (5)
Continuation 18179067 · Mar 6, 2023
Division 17473066 · Sep 13, 2021
Continuation 16512964 · Jul 16, 2019
Continuation 15488561 · Apr 17, 2017
Related Publication 20240404487A1 · Dec 5, 2024
References Cited (82)
US 4849746A · Dubner · 1989 [cited by applicant]
US 5220312A · Lumelsky et al. · 1993 [cited by applicant]
US 9129443B2 · Gruen et al. · 2015 [cited by applicant]
US 9165399B2 · Uralsky et al. · 2015 [cited by applicant]
US 9177413B2 · Tatarinov et al. · 2015 [cited by applicant]
US 9241146B2 · Neill · 2016 [cited by applicant]
US 9262797B2 · Minkin et al. · 2016 [cited by applicant]
US 9342857B2 · Kubisch et al. · 2016 [cited by applicant]
US 9355483B2 · Lum et al. · 2016 [cited by applicant]
US 9437040B2 · Lum et al. · 2016 [cited by applicant]
US 10134171B2 · Shreiner · 2018 [cited by examiner]
US 11120766B2 · Feng et al. · 2021 [cited by applicant]
US 12014701B2 · Feng · 2024 [cited by examiner]
US 20070153023A1 · Chladny · 2007 [cited by applicant]
US 20130113803A1 · Bakedash et al. · 2013 [cited by applicant]
US 20140118351A1 · Uralsky et al. · 2014 [cited by applicant]
US 20140125650A1 · Neill · 2014 [cited by applicant]
US 20140160139A1 · MacInnis et al. · 2014 [cited by applicant]
US 20140168035A1 · Luebke et al. · 2014 [cited by applicant]
US 20140168242A1 · Kubisch et al. · 2014 [cited by applicant]
US 20140168783A1 · Luebke et al. · 2014 [cited by applicant]
US 20140218390A1 · Rouet et al. · 2014 [cited by applicant]
US 20140253555A1 · Lum et al. · 2014 [cited by applicant]
US 20140267238A1 · Lum et al. · 2014 [cited by applicant]
US 20140267315A1 · Minkin et al. · 2014 [cited by applicant]
US 20140267420A1 · Schowengerdt et al. · 2014 [cited by applicant]
US 20140292771A1 · Kubisch et al. · 2014 [cited by applicant]
US 20140347359A1 · Gruen et al. · 2014 [cited by applicant]
US 20140354675A1 · Lottes · 2014 [cited by applicant]
US 20150002508A1 · Tatarinov et al. · 2015 [cited by applicant]
US 20150009306A1 · Moore · 2015 [cited by applicant]
US 20150022537A1 · Lum et al. · 2015 [cited by applicant]
US 20150049104A1 · Lum et al. · 2015 [cited by applicant]
US 20150130915A1 · More et al. · 2015 [cited by applicant]
US 20150138065A1 · Alfierri · 2015 [cited by applicant]
US 20150138228A1 · Lum et al. · 2015 [cited by applicant]
US 20150170408A1 · He et al. · 2015 [cited by applicant]
US 20150170409A1 · He et al. · 2015 [cited by applicant]
US 20150178983A1 · Akenine-Moller et al. · 2015 [cited by applicant]
US 20150187129A1 · Sloan · 2015 [cited by applicant]
US 20150194128A1 · Hicok · 2015 [cited by applicant]
US 20150264299A1 · Leech et al. · 2015 [cited by applicant]
US 20150317827A1 · Crassin et al. · 2015 [cited by applicant]
US 20150379688A1 · Cheng et al. · 2015 [cited by applicant]
US 20150379763A1 · Liktor et al. · 2015 [cited by applicant]
US 20160048999A1 · Patney et al. · 2016 [cited by applicant]
US 20160049000A1 · Patney et al. · 2016 [cited by applicant]
US 20160071242A1 · Uralsky et al. · 2016 [cited by applicant]
US 20160071246A1 · Uralsky et al. · 2016 [cited by applicant]
US 20160284119A1 · Surti et al. · 2016 [cited by applicant]
US 20170272722A1 · Salvi et al. · 2017 [cited by applicant]
US 20180061121A1 · Yeoh et al. · 2018 [cited by applicant]
US 20180061122A1 · Clarberg · 2018 [cited by applicant]
US 20180197304A1 · Golas et al. · 2018 [cited by applicant]
US 20180204307A1 · Schied et al. · 2018 [cited by applicant]
US 20180286105A1 · Surti et al. · 2018 [cited by applicant]
US 20190041980A1 · Trythall et al. · 2019 [cited by applicant]
US 20190295214A1 · Baker et al. · 2019 [cited by applicant]
Nicholas Wilt, “The CUDA Handbook: A Comprehensive Guide to GPU Programming”, 522 pages, Jun. 2013, Addison-Wesley, USA. [cited by applicant]
Shane Cook, “CUDA Programming: A Developer's Guide to Parallel Computing with GPUs”, 591 pages, 2013, Elsevier, USA. [cited by applicant]
C. Fu et al., “Sample Adaptive Offset in the HEVC Standard,” IEEE Transactions on Circuit and Systems For Video Technology, vol. 22: No. 12, Dec. 2012, pp. 1755-1764. [cited by applicant]
U.S. Patent and Trademark Office, “Office Action Summary,” Non-Final Office Action, Sep. 17, 2018, 18 pages. [cited by applicant]
U.S. Patent and Trademark Office, “Office Action Summary,” Final Office Action, Apr. 4, 2019, 23 pages. [cited by applicant]
Vaidyanathan et al.,“Coarse Pixel Shading,” Proceedings of High Performance Graphics, Jun. 23, 2014, pp. 9-18, Eurographics Association Aire-la-Ville, Switzerland, Switzerland. [cited by applicant]
Applicant-Initiated Interview Summary for U.S. Appl. No. 15/488,561, mailed Aug. 13, 2020, 3 pages. [cited by applicant]
Office Action for U.S. Appl. No. 15/488,561, mailed May 11, 2020, 22 pages. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 15/488,561, mailed Sep. 14, 2020, 11 pages. [cited by applicant]
Corrected Notice of Allowance for U.S. Appl. No. 15/488,561, mailed Sep. 23, 2020, 6 pages. [cited by applicant]
Computer Graphics: Principles and Practice, by Foley, van Dam, Feiner, & Hughes, pp. 132-135, © 1990 (Year: 1990). [cited by applicant]
Office Action for U.S. Appl. No. 15/488,561, mailed Sep. 3, 2019, 21 pages. [cited by applicant]
Office Action for U.S. Appl. No. 15/488,561, mailed Jan. 29, 2020, 24 pages. [cited by applicant]
Advisory Action for U.S. Appl. No. 15/488,561, mailed Apr. 10, 2020, 4 pages. [cited by applicant]
Advisory Action for U.S. Appl. No. 16/512,964, mailed Jul. 2, 2020, 4 pages. [cited by applicant]
Office Action for U.S. Appl. No. 16/512,964, mailed Nov. 20, 2019, 10 pages. [cited by applicant]
Office Action for U.S. Appl. No. 16/512,964, mailed May 6, 2020, 13 pages. [cited by applicant]
Office Action for U.S. Appl. No. 16/512,964, mailed Feb. 5, 2021, 11 pages. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 16/512,964, mailed May 14, 2021, 10 pages. [cited by applicant]
Advisory Action, U.S. Appl. No. 15/488,561, Aug. 1, 2019, 6 pages. [cited by applicant]
Final Office Action, U.S. Appl. No. 17/473,066, Feb. 13, 2023, 8 pages. [cited by applicant]
Non-Final Office Action, U.S. Appl. No. 17/473,066, Sep. 23, 2022, 7 pages. [cited by applicant]
Non-Final Office Action, U.S. Appl. No. 18/179,067, Nov. 16, 2023, 9 pages. [cited by applicant]
Notice of Allowance, U.S. Appl. No. 18/179,067, Feb. 16, 2024, 8 pages. [cited by applicant]