IP Library Granted Patent US 12,477,738
Granted Patent B2
US 12,477,738 · App. 18/738,438 · Granted Nov 18, 2025

3D NAND-high aspect ratio strings and channels

Inventors: Rajesh Katkar (San Jose, CA); Xu Chang (San Jose, CA); Belgacem Haba (Saratoga, CA)
Assignee: Adeia Semiconductor Inc.
H10B43/27H10B41/27H10B41/35H10B43/35
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,477,738
App. No.
18/738,438
Granted
Nov 18, 2025
Kind
B2
Abstract

Aspects of the disclosure relate to forming a completed stack of layers. Forming the completed stack of layers may include forming a first stack of layers on a first substrate and forming a second stack of layers on a second substrate. The first stack of layers may be bonded to the second stack of layers. The first or second substrate may be removed. Prior to bonding the first stack of layers and the second stack of layer, one or more holes may be etched in the first stack of layers. After removing the second substrate, one or more holes may be etched in the second stack of layers, wherein each of the one or more holes in the second stack of layers extend into a corresponding hole in the one or more holes in the first stack of layers.

Claims (49)

1 . A method of forming a memory cell stack in 3D NAND memory, the method comprising:

forming a first stack of layers on a first substrate;

forming a second stack of layers on a second substrate;

depositing a buffer layer on the first stack of layers;

directly bonding the second stack of layers to the buffer layer on the first stack of layers to form the memory cell stack, wherein the second stack of layers is directly bonded to the buffer layer on the first stack of layers without using an intervening adhesive; and

after bonding the second stack of layers to the buffer layer on the first stack of layers, removing at least a portion of the second substrate.

2 . The method of claim 1 , wherein removing at least the portion of the second substrate comprises using a backgrind process, a CMP process, or an etch process.

3 . The method of claim 1 , further comprising forming a hole in the second stack after bonding the second stack to the buffer layer on the first stack.

4 . The method of claim 3 , further comprising depositing a conductive material in the hole to form a contact.

5 . The method of claim 3 , further comprising depositing a plurality of conformal layers in the hole to at least partially form one or more memory cells of the memory cell stack.

6 . The method of claim 1 , further comprising:

prior to bonding the second stack, forming a first hole in the first stack; and

sequentially depositing a plurality of conformal layers in the first hole to at least partially form memory cells of the memory cell stack.

7 . The method of claim 6 , further comprising after bonding the second stack, forming a second hole in the second stack, the second hole being aligned with the first hole.

8 . The method of claim 6 , wherein at least partially forming memory cells further comprises: after sequentially depositing the plurality of conformal layers and prior to bonding the second stack, depositing silicon oxide in the first hole to form a dielectric core.

9 . The method of claim 1 , wherein the first stack and the second stack each comprise alternating layers of silicon nitride and silicon oxide.

10 . The method of claim 9 , wherein the first stack and the second stack each comprise at least 16 sets of the alternating layers.

11 . The method of claim 1 , wherein the first stack and the second stack each comprise alternating layers of silicon oxide and polysilicon.

12 . The method of claim 1 , wherein:

the first stack and second stack each comprise a repeating sequence of layers, and

the repeating sequence comprises a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, a silicon carbonitride layer, or a combination thereof.

13 . The method of claim 1 , further comprising, prior to bonding the second stack to the buffer layer on the first stack, forming a first hole in the first stack.

14 . The method of claim 13 , further comprising forming a second hole in the second stack, wherein the second hole connects with the first hole to define an extended hole that extends vertically through the first and second stacks.

15 . The method of claim 13 , further comprising:

forming a second hole in the second stack, wherein the second hole is aligned with the first hole; and

depositing a conductive material in the aligned first and second holes to form a contact.

16 . The method of claim 13 , further comprising:

forming a second hole in the second stack, wherein the second hole is aligned with the first hole; and

depositing a dielectric material in the aligned first and second holes to form a support pillar.

17 . The method of claim 13 , further comprising, prior to bonding the second stack, forming a second hole in the second stack.

18 . The method of claim 17 , further comprising, prior to bonding the second stack to the buffer layer on the first stack, depositing a conductive material to at least partially fill each of the first and second holes.

19 . A method of forming a memory cell stack in 3D NAND memory, the method comprising:

forming a first stack of layers on a first substrate;

forming a second stack of layers on a second substrate;

prior to bonding the second stack of layers, forming a first hole in the first stack of layers;

depositing a first plurality of conformal layers in the first hole to at least partially form the memory cell stack;

bonding the second stack to the first stack to form the memory cell stack; and

after bonding the second stack to the first stack:

removing at least a portion of the second substrate;

forming a second hole in the second stack, the second hole being aligned with the first hole; and

depositing a second plurality of conformal layers in the second hole to at least partially form the memory cell stack.

20 . A method of forming a memory cell stack in 3D NAND memory, the method comprising:

forming a first stack of layers on a first substrate;

forming a second stack of layers on a second substrate;

prior to bonding the second stack of layers, forming a first hole in the first stack of layers;

bonding the second stack to the first stack to form the memory cell stack;

after bonding the second stack to the first stack, removing at least a portion of the second substrate;

forming a second hole in the second stack, wherein the second hole is aligned with the first hole; and

depositing a dielectric material in the aligned first and second holes to form a support pillar.

Assignments (3)
PATENT SECURITY AGREEMENT SUPPLEMENT Recorded Jul 24, 2025
From: ADEIA SEMICONDUCTOR INC.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 072281/0565 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 3, 2025
From: KATKAR, RAJESH; CHANG, XU; HABA, BELGACEM
To: XCELSIS CORPORATION
Reel/Frame 070382/0149 →
CHANGE OF NAME Recorded Mar 3, 2025
From: XCELSIS CORPORATION
To: ADEIA SEMICONDUCTOR INC.
Reel/Frame 070388/0498 →
Continuity (5)
Continuation 17851943 · Jun 28, 2022
Continuation 17026569 · Sep 21, 2020
Continuation 16506277 · Jul 9, 2019
Provisional Application 62784424 · Dec 22, 2018
Related Publication 20250048633A1 · Feb 6, 2025
References Cited (37)
US 8445347B2 · Alsmeier · 2013 [cited by applicant]
US 9698153B2 · Liu et al. · 2017 [cited by applicant]
US 10600763B1 · Xiao · 2020 [cited by applicant]
US 10600781B1 · Xiao et al. · 2020 [cited by applicant]
US 10636813B1 · Xiao · 2020 [cited by applicant]
US 10784282B2 · Katkar · 2020 [cited by examiner]
US 10886140B2 · Jiang et al. · 2021 [cited by applicant]
US 11404439B2 · Katkar et al. · 2022 [cited by applicant]
US 12035529B2 · Katkar et al. · 2024 [cited by applicant]
US 20060033110A1 · Alam et al. · 2006 [cited by applicant]
US 20100264551A1 · Farooq et al. · 2010 [cited by applicant]
US 20150021513A1 · Kim et al. · 2015 [cited by applicant]
US 20160204117A1 · Liu et al. · 2016 [cited by applicant]
US 20160322381A1 · Liu et al. · 2016 [cited by applicant]
US 20170110473A1 · Lee · 2017 [cited by applicant]
US 20170162592A1 · Nishikawa et al. · 2017 [cited by applicant]
US 20180145087A1 · Kwon et al. · 2018 [cited by applicant]
US 20180277497A1 · Matsuo · 2018 [cited by examiner]
US 20190067324A1 · Zhang · 2019 [cited by examiner]
US 20190252404A1 · Kaminaga · 2019 [cited by applicant]
US 20190378853A1 · Xiao et al. · 2019 [cited by applicant]
US 20200013791A1 · Or-Bach et al. · 2020 [cited by applicant]
US 20200035505A1 · Jiang et al. · 2020 [cited by applicant]
US 20200075627A1 · Ahn et al. · 2020 [cited by applicant]
US 20200105735A1 · Park et al. · 2020 [cited by applicant]
US 20200203368A1 · Katkar et al. · 2020 [cited by applicant]
US 20200388626A1 · Baraskar et al. · 2020 [cited by applicant]
US 20210074723A1 · Katkar et al. · 2021 [cited by applicant]
US 20210175244A1 · Shin · 2021 [cited by examiner]
US 20220328521A1 · Katkar et al. · 2022 [cited by applicant]
CN 101834152A · 2010 [cited by applicant]
CN 102341907A · 2012 [cited by applicant]
CN 106920772A · 2017 [cited by applicant]
CN 107464817A · 2017 [cited by applicant]
WO 2019037541A1 · 2019 [cited by applicant]
‘232-Layer NAND’ downloaded from URL< https://www.micron.com/products/nand-flash/232-layer-nand#:?:text=Micron%20extends%20NAND%20leadership%20with, %2C%20higher%2Dcapacity%20storage%20solutions.> on Aug. 16, 2023 (Year… [cited by applicant]
Digital Storage Projections for 2022, Part 2, downloaded from URL< https://www.forbes.com/sites/tomcoughlin/2021/12/29/digital-storage-projections-for-2022-part-2/?sh=3b50fe4a4f58> on Aug. 16, 2023 (Year: 2023). [cited by applicant]