IP Library Granted Patent US 12,385,605
Granted Patent B2
US 12,385,605 · App. 18/800,861 · Granted Aug 12, 2025

Three dimensional LED device and method of manufacture

Inventors: Robert Wilcox (Rolesville, NC); Michael Check (Holly Springs, NC); Colin Blakely (Raleigh, NC); David Suich (Durham, NC); Joseph G. Sokol (Durham, NC); Andre Pertuit (Raleigh, NC)
Assignee: CreeLED, Inc.
F21K9/237F21K9/90F21V19/005F21V29/713F21Y2113/17F21Y2115/10
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,385,605
App. No.
18/800,861
Granted
Aug 12, 2025
Kind
B2
Abstract

Solid-state lighting devices, and more particularly to a three-dimensional (3D) light-emitting diode (LED) device and a method of manufacture are disclosed. A submount of the LED can have several submount portions that are angled with respect to each other, and LED chips can be mounted on each submount portion, such that the LED chips of the device are angled at different angles with respect to each other. In an embodiment, the LED device can include a heatsink that is in contact with each of the submount portions to channel heat away from the LED chips. The LED chips can be mounted on the submount portions when all submount portions are laying flat, and then the submount portions can be pushed or punched into their respective angles.

Claims (19)

1. A method of fabricating a light-emitting diode (LED) device, comprising:

mounting a plurality of LED chips on a top surface of a plurality of submount portions of a submount, wherein the plurality of submount portions are coplanar with respect to a remainder of the submount; and

inserting a punch through the submount between the plurality of submount portions, wherein in response to the inserting the punch, the plurality of submount portions are angled with respect to each other and to the remainder of the submount.

2. The method of claim 1 , further comprising scoring one or more edges of the plurality of submount portions prior to inserting the punch.

3. The method of claim 1 , wherein the plurality of LED chips are mounted on electrical traces that flex in response to the inserting the punch.

4. The method of claim 1 , further comprising:

controlling a distance through which the punch is inserted through the submount based on a predetermined angle of the plurality of submount portions with respect to the remainder of the submount.

5. The method of claim 1 , further comprising:

placing a heat sink between the plurality of submount portions, such that the heatsink is in contact with a surface of each submount portion of the plurality of submount portions.

6. The method of claim 1 , wherein the punch comprises a heatsink at a tip of the punch, and the method further comprises:

detaching the heatsink from the punch, wherein the heatsink is in contact with, and connected to surfaces of the plurality of submount portions; and

retracting the punch.

7. The method of claim 1 , wherein the inserting the punch comprises:

inserting the punch through a bottom surface of the plurality of submount portions, causing a top surface of plurality of submount portions to be angled away from the punch.

8. The method of claim 1 , wherein the inserting the punch comprises:

inserting the punch through a top surface of each of the plurality of submount portions, one at a time, causing a top surface of plurality of submount portions to be angled towards the punch.

9. The method of claim 1 , wherein each submount portion of the plurality of submount portions comprises a plurality of LED chips mounted thereon.

10. The method of claim 9 , wherein each LED chip of the plurality LED chips is configured to emit a different color light.

11. The method of claim 1 , wherein the plurality of submount portions are at least one of a triangular or quadrilateral shape.

Assignments (1)
PATENT SECURITY AGREEMENT Recorded Jun 30, 2025
From: CREELED, INC.; PENGUIN SOLUTIONS CORPORATION (DE); SMART EMBEDDED COMPUTING, INC.; SMART HIGH RELIABILITY SOLUTIONS LLC; SMART MODULAR TECHNOLOGIES, INC.; PENGUIN COMPUTING, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 071755/0001 →
Continuity (2)
Division 18198339 · May 17, 2023
Related Publication 20240401756A1 · Dec 5, 2024
References Cited (17)
US 4781601A · Kuhl et al. · 1988 [cited by applicant]
US 6578979B2 · Truttmann-Battig · 2003 [cited by applicant]
US 7690813B2 · Kanamori et al. · 2010 [cited by applicant]
US 7926974B2 · Wung et al. · 2011 [cited by applicant]
US 9475694B2 · Martizon, Jr. · 2016 [cited by examiner]
US 10629574B2 · Bolognia · 2020 [cited by applicant]
US 20050265019A1 · Sommers et al. · 2005 [cited by applicant]
US 20090175041A1 · Yuen et al. · 2009 [cited by applicant]
US 20090323323A1 · Liu et al. · 2009 [cited by applicant]
US 20110235321A1 · Ivey · 2011 [cited by examiner]
US 20110303929A1 · Strickler et al. · 2011 [cited by applicant]
US 20140020882A1 · Konishi · 2014 [cited by examiner]
US 20150219328A1 · Lee et al. · 2015 [cited by applicant]
US 20160178166A1 · Motoki · 2016 [cited by examiner]
US 20180235082A1 · Salter · 2018 [cited by examiner]
Non-Final Office Action and Examiner-Initiated Interview Summary for U.S. Appl. No. 18/198,339, mailed Jan. 9, 2024, 10 pages. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 18/198,339, mailed May 1, 2024, 9 pages. [cited by applicant]