IP Library › Patent Application 18809696
Patent Application Utility
App. No. 18/809,696 · Confirmation No. 2501

Circuits And Methods For Memory Built-In-Self-Tests

Applicant: Altera Corporation
Prosecution Suspended/Delayed View Publication ↗
⬇ PDF
 Code Description Pages PDF
2025-04-15 AISP Letter of Suspension - Applicant Initiated 1 View
2025-04-15 M327 Miscellaneous Communication to Applicant - No Action Count 1 View
2024-12-12 NTC.PUB Notice of Publication 1 View
2024-09-04 APP.FILE.REC Filing Receipt 3 View
2024-09-04 WFEE Fee Worksheet (SB06) 1 View
2024-09-04 WELCOME.LET Welcome Letter from USPTO Director and Deputy Director 1 View
2024-08-20 N417.PYMT Electronic Fee Payment 2 View
2024-08-20 N417 Electronic Filing System Acknowledgment Receipt 2 View
2024-08-20 M856 Letter Requesting Suspension of Action 2 View
2024-08-20 APP.TEXT Application body structured text document — View
2024-08-20 DRW.SUPP Drawings-black and white line and/or other drawings — View
2024-08-20 N417 Electronic Filing System Acknowledgment Receipt 2 View
2024-08-20 DRW Drawings-only black and white line drawings 7 View
2024-08-20 SPEC Specification 20 View
2024-08-20 CLM Claims 4 View
2024-08-20 ABST Abstract 1 View
2024-08-20 IDS Information Disclosure Statement (IDS) Form (SB08) 4 View
2024-08-20 ADS Application Data Sheet 8 View
2024-08-20 OATH Oath or Declaration filed 2 View
2024-08-20 N417.PYMT Electronic Fee Payment 2 View
2024-08-20 SCORE Placeholder sheet indicating presence of supplemental content in Supplemental Complex Repository for Examiners(SCORE) 1 View
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
App. No.
18/809,696
Filed
2024-08-20
Pub. No.
US20240412799A1
Art Unit
OPAP