IP Library Granted Patent US 12,717,592
Granted Patent B2
US 12,717,592 · App. 18/824,846 · Granted Aug 25, 2026

Hardware layer-by-layer program control in a reconfigurable dataflow processor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,717,592
App. No.
18/824,846
Granted
Aug 25, 2026
Kind
B2
Assignments (2)
INTELLECTUAL PROPERTY SECURITY AGREEMENT Recorded Apr 18, 2025
From: SAMBANOVA SYSTEMS, INC.
To: SILICON VALLEY BANK, A DIVISION OF FIRST-CITIZENS BANK & TRUST COMPANY, AS AGENT
Reel/Frame 070892/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 5, 2024
From: SHAH, MANISH K.; SOKOLOV, DENIS; PRABHAKAR, RAGHU; SABNIS, ARJUN; POLZIN, JOSHUA EARLE; GOEL, ARNAV
To: SAMBANOVA SYSTEMS, INC.
Reel/Frame 069482/0018 →
Continuity (2)
Provisional Application 63536690 · Sep 5, 2023
Related Publication 20250077239A1 · Mar 6, 2025
References Cited (15)
US 6077315A · Greenbaum · 2000 [cited by examiner]
US 10831507B2 · Shah · 2020 [cited by examiner]
US 20090138567A1 · Hoover · 2009 [cited by examiner]
US 20150106596A1 · Vorbach · 2015 [cited by examiner]
US 20200159544A1 · Shah et al. · 2020 [cited by applicant]
US 20200159692A1 · Shah et al. · 2020 [cited by applicant]
US 20200218683A1 · Grohoski et al. · 2020 [cited by applicant]
US 20200356523A1 · Prabhakar et al. · 2020 [cited by applicant]
US 20200409707A1 · Kegel · 2020 [cited by examiner]
US 20210011770A1 · Prabhakar et al. · 2021 [cited by applicant]
WO 2010142987A1 · 2010 [cited by applicant]
Koeplinger et al., “Spatial: A Language and Compiler for Application Accelerators,” Proceedings of the 39th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), Proceedings of the 43rd Intern… [cited by applicant]
M. Emani et al., Accelerating Scientific Applications With Sambanova Reconfigurable Dataflow Architecture, in Computing in Science & Engineering, vol. 23, No. 2, pp. 114-119, Mar. 26, 2021, [doi: 10.1109/MCSE.2021.30572… [cited by applicant]
Podobas et al, A Survey on Coarse-Grained Reconfigurable Architectures From a Performance Perspective, IEEEAccess, vol. 2020.3012084, Jul. 27, 2020, 25 pages. [cited by applicant]
Prabhakar et al., “Plasticine: A Reconfigurable Architecture for Parallel Patterns,” ISCA '17, Jun. 24-28, 2017, Toronto, ON, Canada. [cited by applicant]