IP Library › Patent Application 18907706
Patent Application
App. No. 18/907,706

Machine Learning for Syncing Multiple FPGA Ports in a Quantum System

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
18/907,706
Abstract

In a quantum computer, quantum algorithms are performed by a qubit interacting with multiple quantum control pulses. The quantum control pulses are electromagnetic RF signals that are generated digitally at baseband and sent, via asynchronous ports, to DACs that feed an RF upconversion circuit. For synchronization, each asynchronous port is coupled to a multi-tap delay line. The setting of the multi-tap delay line is determined by a function of the port's setup-and-hold time. This function is trained, via machine learning, to be applicable across a variety of ports.

Claims (25)

1 - 20 . (canceled)

21 . A system comprising:

a plurality of multi-tap delay lines configured to output a plurality of delayed signals, via a plurality of asynchronous ports, according to a tap estimate function; and

an application configured to generate the tap estimate function according to a measurement of phase values corresponding to each tap of each multi-tap delay line.

22 . The system of claim 21 , wherein the tap estimate function is generated according to a setup-and-hold time for each of the plurality of asynchronous ports.

23 . The system of claim 21 , wherein a field programmable gate array (FPGA) comprises the plurality of asynchronous ports.

24 . The system of claim 21 , wherein an FPGA comprises the plurality of multi-tap delay lines.

25 . The system of claim 21 , wherein the tap estimate function is generated according to phase measurements from a plurality of FPGAs.

26 . The system of claim 21 , wherein the plurality of delayed signals are output to one or more digital-to-analog converters (DACs).

27 . The system of claim 21 , wherein the plurality of delayed signals comprises a sinusoidal wave.

28 . The system of claim 21 , wherein the plurality of delayed signals comprises a pulse.

29 . The system of claim 21 , wherein a delayed signal of the plurality of delayed signals corresponds to a period of constant phase.

30 . The system of claim 21 , wherein a delayed signal of the plurality of delayed signals is determined according to one or more phase changes.

31 . The system of claim 21 , wherein the measurement of phase values occurs with a test signal is input to each of the plurality of multi-tap delay lines.

32 . The system of claim 21 , wherein the measurement of phase values occurs with at a destination of the plurality of delayed signals.

33 . The system of claim 21 , wherein the measurement of phase values comprises selecting a tap of each multi-tap delay line.

34 . The system of claim 21 , wherein the tap estimate function is generated according to a linear regression.

35 . The system of claim 21 , wherein the tap estimate function is generated according to a non-linear equation.

36 . A method comprising:

generating a tap estimate function according to a measurement of phase values corresponding to each tap of each of a plurality of multi-tap delay lines; and

outputting a plurality of delayed signals, via a plurality of asynchronous ports operably coupled to the plurality of multi-tap delay lines, according to a tap estimate function.

37 . The method of claim 36 , wherein the tap estimate function is generated according to a setup-and-hold time for each of the plurality of asynchronous ports.

38 . The method of claim 36 , wherein the measurement of phase values comprises selecting a tap of each multi-tap delay line.

39 . The method of claim 36 , wherein the tap estimate function is generated according to a linear regression.

40 . The method of claim 36 , wherein the tap estimate function is generated according to a non-linear equation.

Assignments (2)
RELEASE OF SECURITY INTEREST Recorded Jul 28, 2026
From: VIOLA CREDIT PARTNERS MANAGEMENT, LIMITED PARTNERSHIP, AS ADMINISTRATIVE AND COLLATERAL AGENT
To: Q.M TECHNOLOGIES LTD.
Reel/Frame 076077/0275 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 11, 2025
From: ZIV, AVISHAI; WEBER, ORI; OFEK, NISSIM
To: Q.M TECHNOLOGIES LTD.
Reel/Frame 071983/0144 →