IP Library › Granted Patent US 12,749,817
Granted Patent B2
US 12,749,817 · App. 18/984,493 · Granted Sep 29, 2026

Frequency selective surface structure

Inventors: Po-Han Chen (Taipei City, TW); Hao-Hsiang Wang (Taipei City, TW); Yu Shu Tai (Taipei City, TW); Hsin-Hung Lin (Taipei City, TW); Wei-Chen Cheng (Taipei City, TW)
Assignees: INVENTEC (PUDONG) TECHNOLOGY CORPORATION; INVENTEC CORPORATION
H01Q15/0013H01Q9/0407
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,749,817
App. No.
18/984,493
Granted
Sep 29, 2026
Kind
B2
Abstract

The invention provides a frequency selective surface structure including a substrate and at least one conductive layer. The at least one conductive layer is disposed on the substrate and includes four central double-frequency patches. The four central double-frequency patches are spaced apart from one another and are arranged in a 2×2 array. In each of the four central double-frequency patches, the central double-frequency patch is in a polygonal shape and has a central corner part, a plurality of outer corner parts and a plurality of notches, the central corner part is located closer to a geometric center of the at least one conductive layer than the plurality of outer corner parts, and the plurality of notches are located on the plurality of outer corner parts, respectively.

Claims (13)

1 . A frequency selective surface structure, comprising:

a substrate; and

at least one conductive layer, disposed on the substrate and comprising four central double-frequency patches, wherein the four central double-frequency patches are spaced apart from one another and are arranged in a 2×2 array;

wherein, in each of the four central double-frequency patches, the central double-frequency patch is in a polygonal shape and has a central corner part, a plurality of outer corner parts and a plurality of notches, the central corner part is located closer to a geometric center of the at least one conductive layer than the plurality of outer corner parts, and the plurality of notches are located on the plurality of outer corner parts, respectively;

wherein the at least one conductive layer further comprises a high-frequency patch, the substrate has an outer surface, the at least one conductive layer is disposed on the outer surface, the outer surface is in a polygonal shape and has a plurality of substrate corner parts, the high-frequency patch comprises a peripheral part and a plurality of protruding parts, the plurality of protruding parts protrude inwards from the peripheral part, the peripheral part is located on an outer edge of the outer surface and surrounds the plurality of protruding parts and the four central double-frequency patches, and the plurality of protruding parts are located on the plurality of substrate corner parts, respectively.

2 . The frequency selective surface structure according to claim 1 , wherein in each of the four central double-frequency patches, the plurality of outer corner parts comprises three outer corner parts and the plurality of notches comprises three notches, the central double-frequency patch further has four outer edges, and extension lines of the four outer edges intersect with one another and together form an outer peripheral region that is in a rectangular shape.

3 . The frequency selective surface structure according to claim 2 , wherein in each of the four central double-frequency patches, the plurality of notches are in a square shape, a length and a width of the outer peripheral region are 4.5 millimeter (mm) and 3.5 mm, respectively, and a width of the plurality of notches is 1 mm.

4 . The frequency selective surface structure according to claim 1 , wherein in each of the four central double-frequency patches, the central double-frequency patch further has a slot that is spaced apart from the central corner part and the plurality of outer corner parts.

5 . The frequency selective surface structure according to claim 4 , wherein the slot of each of the four central double-frequency patches is in a square shape.

6 . The frequency selective surface structure according to claim 1 , wherein the at least one conductive layer further comprises two low-frequency patches, the two low-frequency patches are spaced apart from the four central double-frequency patches and the high-frequency patch, in each of the two low-frequency patches, the low-frequency patch comprises a first frequency selective bar and a second frequency selective bar that are partially overlapped in an overlapped region, an extension direction of the first frequency selective bar is perpendicular to an extension direction of the second frequency selective bar, a width of the first frequency selective bar is larger than a width of the second frequency selective bar, and the four central double-frequency patches are located between the two second frequency selective bars of the two low-frequency patches.

7 . The frequency selective surface structure according to claim 6 , wherein in each of the two low-frequency patches, a length by which the first frequency selective bar protrudes toward the geometric center of the at least one conductive layer from the overlapped region is longer than a length by which the first frequency selective bar protrudes away from the geometric center of the at least one conductive layer from the overlapped region.

8 . The frequency selective surface structure according to claim 6 , wherein in each of the two low-frequency patches, a part of the first frequency selective bar is located between two adjacent ones of the four central double-frequency patches.

9 . The frequency selective surface structure according to claim 1 , wherein the at least one conductive layer comprises a plurality of conductive layers that are arranged in a 10×10 array on the substrate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 17, 2024
From: CHEN, PO-HAN; WANG, HAO-HSIANG; TAI, YU SHU; LIN, HSIN-HUNG; CHENG, WEI-CHEN
To: INVENTEC (PUDONG) TECHNOLOGY CORPORATION; INVENTEC CORPORATION
Reel/Frame 069616/0355 →
Priority Claims (1)
CN 202411267934.1 · Sep 10, 2024 · national
Continuity (1)
Related Publication 20260074431A1 · Mar 12, 2026
References Cited (21)
US 4814785A · Wu · 1989 [cited by examiner]
US 5005019A · Zaghloul · 1991 [cited by examiner]
US 6670932B1 · Diaz · 2003 [cited by examiner]
US 7071889B2 · McKinzie, III · 2006 [cited by examiner]
US 7639206B2 · Behdad · 2009 [cited by examiner]
US 9647336B2 · Legay · 2017 [cited by examiner]
US 11041936B1 · Wall · 2021 [cited by examiner]
US 11545758B2 · Koul · 2023 [cited by examiner]
US 11710908B2 · Cao · 2023 [cited by examiner]
US 11956935B1 · Sechrist · 2024 [cited by examiner]
US 12476379B1 · Khushrushahi · 2025 [cited by examiner]
US 20030112186A1 · Sanchez · 2003 [cited by examiner]
US 20040263420A1 · Werner · 2004 [cited by examiner]
US 20100284086A1 · Novack · 2010 [cited by examiner]
US 20150162663A1 · Boryssenko · 2015 [cited by examiner]
US 20230089687A1 · Kwon · 2023 [cited by examiner]
CN 111987439A · 2020 [cited by examiner]
CN 110931983B · 2021 [cited by examiner]
CN 112838374A · 2021 [cited by examiner]
CN 114361810A · 2022 [cited by examiner]
Design of Dual-Band 2×2 MIMO Antenna System for 5G Wireless Terminals. (pp. 935-943, chap. 70) https://doi.org/10.1007/978-981-16-3246-4_71 by Narayan Krishan Vyas et al. (Year: 2021). [cited by examiner]