IP Library › Granted Patent US 12,726,199
Granted Patent B2
US 12,726,199 · App. 19/002,299 · Granted Sep 1, 2026

Switching control circuit and semiconductor device

Inventor: Takato Sugawara (Matsumoto-city, JP)
Assignee: FUJI ELECTRIC CO., LTD.
H03K19/018521H03K17/162H03K2217/0063H03K2217/0072H03K2217/0081
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,726,199
App. No.
19/002,299
Granted
Sep 1, 2026
Kind
B2
Abstract

A switching control circuit, including: a signal output circuit outputting a set signal and a reset signal, to turn on and off the first switching device, in response to an input signal reaching a first logic level and a second logic level, respectively; a level shifter circuit shifting a level of each of the set and reset signals; a first driver circuit driving the first switching device; a power supply circuit generating a second power supply voltage based on a first power supply voltage; and a detection circuit detecting that the first power supply voltage, after dropping from a first level, has risen to a second level. The signal output circuit outputs the reset signal in response to an output of the detection circuit. The set and reset signal change their levels according to the second power supply voltage. The level shifter circuit identifies the generated reset signal.

Claims (46)

1 . A switching control circuit for controlling a first switching device, the switching control circuit comprising:

a signal output circuit configured to

output a set signal to turn on the first switching device, in response to a logic level of an input signal of the switching control circuit reaching a first logic level, and

output a reset signal to turn off the first switching device, in response to the logic level of the input signal reaching a second logic level;

a level shifter circuit configured to shift a level of each of the set signal and the reset signal;

a first driver circuit configured to drive the first switching device, in response to an output from the level shifter circuit;

a power supply circuit configured to generate a second power supply voltage for the signal output circuit, based on a first power supply voltage; and

a detection circuit configured to detect that the first power supply voltage, after dropping from a first level, has risen to a second level, wherein

the signal output circuit is configured to output the reset signal, in response to the first power supply voltage being restored to the second level after dropping from the first level, when the logic level of the input signal is the second logic level,

the level of each of the set signal and the reset signal changes according to the level of the second power supply voltage, and

the level shifter circuit is configured to identify the reset signal upon the reset signal being outputted when the first power supply voltage is at or above the second level.

2 . The switching control circuit according to claim 1 , wherein

the signal output circuit outputs the set signal, in response to the first power supply voltage being restored to the second level after dropping from the first level, when the logic level of the input signal is the first logic level, and

the level shifter circuit identifies the set signal upon the set signal being outputted when the first power supply voltage is at or above the second level.

3 . The switching control circuit according to claim 2 , wherein

the detection circuit includes

a voltage detection circuit configured to output a signal corresponding to the first power supply voltage, in response to the first power supply voltage being restored after dropping, and

a pulse generating circuit configured to generate a pulse signal, in response to the first power supply voltage being restored to the second level after dropping, based on the second power supply voltage and the signal outputted from the voltage detection circuit, and

the signal output circuit outputs the pulse signal as the set signal or the reset signal, based on the input signal.

4 . The switching control circuit according to claim 3 , wherein

the level shifter circuit includes

a first transistor to receive the set signal, and

a second transistor to receive the reset signal, and

a threshold value level of each of the first transistor and the second transistor is lower than a level of the second power supply voltage when the first power supply voltage is at or above the second level.

5 . The switching control circuit according to claim 1 , wherein

the first switching device is on a high potential side,

the switching control circuit is further configured to control a second switching device that is on a ground side and is connected to the first switching device, and

the switching control circuit further includes a second driver circuit configured to drive the second switching device in response to the input signal.

6 . The switching control circuit according to claim 1 , wherein the detection circuit detects a change in the first power supply voltage, using a change in a numerical value correlated with the first power supply voltage.

7 . The switching control circuit according to claim 6 , wherein the numerical value correlated with the first power supply voltage is the second power supply voltage.

8 . A semiconductor device comprising:

a first switching device and a second switching device, and

a switching control circuit configured to control switching of the first switching device and the second switching device,

the switching control circuit including

a signal output circuit configured to

output a set signal to turn on the first switching device, in response to a logic level of an input signal of the switching control circuit reaching a first logic level, and

output a reset signal to turn off the first switching device, in response to the logic level of the input signal reaching a second logic level,

a level shifter circuit configured to shift a level of each of the set signal and the reset signal,

a first driver circuit configured to drive the first switching device, in response to an output from the level shifter circuit,

a power supply circuit configured to generate a second power supply voltage for the signal output circuit, based on a first power supply voltage, and

a detection circuit configured to detect that the first power supply voltage, after dropping from a first level, has risen to a second level, wherein

the signal output circuit is configured to output the reset signal, in response to the first power supply voltage being restored to the second level after dropping from the first level, when the logic level of the input signal is the second logic level,

the level of each of the set signal and the reset signal changes according to the level of the second power supply voltage, and

the level shifter circuit is configured to identify the reset signal upon the reset signal being outputted when the first power supply voltage is at or above the second level.

9 . The semiconductor device according to claim 8 , wherein the detection circuit detects a change in the first power supply voltage, using a change in a numerical value correlated with the first power supply voltage.

10 . The semiconductor device according to claim 9 , wherein the numerical value correlated with the first power supply voltage is the second power supply voltage.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 26, 2024
From: SUGAWARA, TAKATO
To: FUJI ELECTRIC CO., LTD.
Reel/Frame 069793/0583 →
Priority Claims (1)
JP 2024-022305 · Feb 16, 2024 · national
Continuity (1)
Related Publication 20250266837A1 · Aug 21, 2025
References Cited (7)
US 9350352B2 · Koike · 2016 [cited by examiner]
US 9502955B2 · Ohashi · 2016 [cited by examiner]
US 11201536B2 · Akahane · 2021 [cited by examiner]
US 20200235763A1 · Ito et al. · 2020 [cited by applicant]
US 20210152075A1 · Akahane · 2021 [cited by applicant]
JP 2019079372A · 2019 [cited by applicant]
JP 2021083072A · 2021 [cited by applicant]