IP Library Patent Application 19091566
Patent Application
App. No. 19/091,566

DATA ROLLBACK FOR TIERED MEMORY AND STORAGE

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
19/091,566
Abstract

An embodiment of an electronic apparatus may comprise one or more substrates, and circuitry coupled to the one or more substrates, the circuitry to track transactions that access a first memory level of a multi-level memory, control access to at least the first memory level of the multi-level memory, and control a roll back of at least the first memory level of the multi-level memory based on the tracked transactions. In another embodiment, the circuitry is to control a roll back of a multi-level memory in response to a request to roll back the multi-level memory. Other embodiments are disclosed and claimed.

Claims (47)

1 - 20 . (canceled)

21 . An electronic apparatus, comprising:

one or more substrates; and

circuitry coupled to the one or more substrates, the circuitry to:

track transactions that access a memory level of memory,

control access to at least the memory level of the memory,

control a roll back of at least the memory level of the memory based on the tracked transactions,

track an order and time of writes that are inserted in the memory level, and

update a state of insertions in a lookup table based on the tracked order and time, in response to a request to roll back the memory level.

22 . The apparatus of claim 21 , wherein the circuitry is further to:

enforce an insertion and eviction policy for the memory level that is a write ordered first-in-first-out policy with no write combinations.

23 . The apparatus of claim 21 , wherein the circuitry is further to:

maintain a queue of time information for writes inserted in the memory level.

24 . The apparatus of claim 23 , wherein an entry in the queue indicates an address of the write insertion, a size of the write insertion, and a timestamp of the write insertion.

25 . An electronic apparatus, comprising:

one or more substrates; and

circuitry coupled to the one or more substrates, the circuitry to:

control a roll back of memory in response to a request to roll back the memory;

determine respective numbers of sectors to roll back for each memory level of the memory in response to the request to roll back the memory; and

issue respective rollback commands that indicate the respective determined numbers of sectors to rollback each memory level of the memory.

26 . The apparatus of claim 25 , wherein the circuitry is further to:

determine a first number of sectors to roll back a first memory level of the memory; and

determine a second number of sectors to roll back a second memory level of the memory based on a number of sectors indicated in the request to roll back the memory reduced by the determined first number of sectors.

27 . The apparatus of claim 25 , wherein the circuitry is further to:

determine an amount of time for rollback of each memory level of the memory in response to a request to roll back the memory.

28 . The apparatus of claim 27 , wherein the circuitry is further to:

issue respective roll back commands that indicate the amount of time to roll back each memory level of the memory.

29 . An electronic system, comprising:

a memory that includes at least a front-end media device and a back-end media device;

first circuitry communicatively coupled to the memory, the first circuitry to:

track transactions that access the memory;

control access to at least the front-end media device;

track an order and time of writes that are inserted in the front-end media device; and

update a state of insertions in a lookup table based on the tracked order and time, in response to a request to roll back the front-end media device; and

second circuitry communicatively coupled to the first circuitry to control a roll back of the memory.

30 . The system of claim 29 , wherein the first circuitry is further to:

enforce an insertion and eviction policy for the front-end media device that is a write ordered first-in-first-out policy with no write combinations.

31 . The system of claim 29 , wherein the second circuitry is further to:

determine a first number of sectors to rollback for the front-end media device in response to a request to roll back the memory; and

determine a second number of sectors to rollback for the back-end media device in response to the request to roll back the memory.

32 . The system of claim 31 , wherein the second circuitry is further to:

issue a first rollback command to the first circuitry that indicates the first number of sectors to roll back the front-end media device; and

issue a second rollback command to the first circuitry that indicates the second number of sectors to roll back the back-end media device.

33 . The system of claim 29 , wherein the second circuitry is further to:

determine an amount of time for rollback of memory each level of the memory in response to a request to roll back the memory.

34 . The system of claim 33 , wherein the second circuitry is further to:

issue respective roll back commands to the first circuitry for each memory level of the memory that indicate the amount of time to roll back each level of the memory.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 11, 2025
From: INTEL CORPORATION
To: SK HYNIX NAND PRODUCT SOLUTIONS CORP. (DBA SOLIDIGM)
Reel/Frame 072549/0289 →