IP Library › Granted Patent US 12,743,993
Granted Patent B2
US 12,743,993 · App. 19/198,478 · Granted Sep 22, 2026

Display device and electronic device including display device

Inventor: Si Beak Pyo (Yongin-si, KR)
Assignee: Samsung Display Co., Ltd.
G09G3/32G09G2300/0819G09G2320/0233G09G2320/0242G09G2330/028
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,743,993
App. No.
19/198,478
Granted
Sep 22, 2026
Kind
B2
Abstract

A display device may include a display panel including a plurality of sub-pixels, a voltage generator configured to generate a first voltage including first voltage levels, the first voltage levels corresponding to representative luminance levels among luminance levels, and a voltage interpolator configured to output interpolation voltage levels corresponding to the luminance levels to the display panel, based on the first voltage levels, and the luminance levels may be values obtained by converting luminances of an image displayed on the display panel into a digital form.

Claims (42)

1 . A display device comprising:

a display panel including a plurality of sub-pixels;

a voltage generator configured to generate a first voltage including first voltage levels, the first voltage levels corresponding to representative luminance levels among luminance levels; and

a voltage interpolator configured to output interpolation voltage levels corresponding to the luminance levels of the display panel based on the first voltage levels,

wherein the luminance levels are values obtained by converting luminances of an image displayed on the display panel into a digital form, and

wherein the voltage interpolator comprises:

a voltage distribution circuit including y resistors connected in series between a first node and a ground node, and outputting the interpolation voltage levels, where y is a natural number greater than 1;

a first voltage output circuit receiving a k-th voltage level corresponding to a k-th representative luminance level among the representative luminance levels from the voltage generator, and outputting the k-th voltage level to one of a plurality of nodes between the first node and the ground node according to the number of luminance levels between the k-th representative luminance level and a (k+1)-th representative luminance level among the representative luminance levels, where k is a natural number greater than 1; and

a second voltage output circuit receiving the (k+1)-th voltage level corresponding to the (k+1)-th representative luminance level from the voltage generator and outputting the (k+1)-th voltage level to the first node.

2 . The display device according to claim 1 , wherein the voltage distribution circuit performs voltage distribution on the k-th voltage level and the (k+1)-th voltage level to generate the interpolation voltage levels, and

wherein the interpolation voltage levels have a voltage level between the k-th voltage level and the (k+1)-th voltage level.

3 . The display device according to claim 2 , wherein the number of luminance levels between the k-th representative luminance level and the (k+1)-th representative luminance level and the number of the interpolation voltage levels output from the voltage distribution circuit are the same.

4 . The display device according to claim 3 , wherein the first voltage output circuit outputs the k-th voltage level to one of the plurality of nodes between the first node and the ground node so that a value obtained by subtracting the k-th representative luminance level from the (k+1)-th representative luminance level is equal to the number of resistors connected between the one of a plurality of nodes and the first node, where k is a natural number greater than 1 and less than y.

5 . The display device according to claim 4 , wherein the first voltage output circuit includes a demultiplexer.

6 . The display device according to claim 4 , wherein the first voltage is one of a voltage for initializing an anode electrode of a light emitting element included in the sub-pixel, a turn-off voltage for an N-type transistor included in the sub-pixel, and a voltage for initializing a gate electrode of a driving transistor included in the sub-pixel.

7 . The display device according to claim 6 , wherein the driving transistor generates a driving current flowing from a first power voltage node to which a first power voltage is provided to a second power voltage node to which a second power voltage is provided.

8 . The display device according to claim 7 , wherein the voltage interpolator outputs the interpolation voltage levels corresponding to the luminance levels of the display panel based on second voltage levels of a second voltage from an outside, and

wherein the second voltage levels correspond to the representative luminance levels.

9 . The display device according to claim 8 , wherein the second voltage is one of the second power voltage and a turn-on voltage of a P-type transistor included in the sub-pixel.

10 . The display device according to claim 4 , wherein the y is equal to a greatest value among the values obtained by subtracting the k-th representative luminance level from the (k+1)-th representative luminance level.

11 . The display device according to claim 4 , wherein a voltage level difference between adjacent interpolation voltage levels is equal to each other.

12 . The display device according to claim 11 , wherein the voltage level difference between the adjacent interpolation voltage levels is less than a voltage level difference between the k-th voltage level and the (k+1)-th voltage level.

13 . The display device according to claim 4 , further comprising:

a controller configured to output a first voltage control signal to the voltage generator and a second voltage control signal to the voltage interpolator.

14 . The display device according to claim 13 , wherein the first voltage output circuit receives a control signal including information on the k from the controller, and

wherein the control signal is included in the second voltage control signal.

15 . An electronic device, comprising:

a processor to provide input image data; and

a display device to display an image based on the input image data,

wherein the display device comprising:

a display panel including a plurality of sub-pixels;

a voltage generator configured to generate a first voltage including first voltage levels, the first voltage levels corresponding to representative luminance levels among luminance levels; and

a voltage interpolator configured to output interpolation voltage levels corresponding to the luminance levels of the display panel based on the first voltage levels, and

wherein the luminance levels are values obtained by converting luminances of an image displayed on the display panel into a digital form, and

wherein the voltage interpolator comprises:

a voltage distribution circuit including y resistors connected in series between a first node and a ground node, and outputting the interpolation voltage levels, where y is a natural number greater than 1;

a first voltage output circuit receiving a k-th voltage level corresponding to a k-th representative luminance level among the representative luminance levels from the voltage generator, and outputting the k-th voltage level to one of a plurality of nodes between the first node and the ground node according to the number of luminance levels between the k-th representative luminance level and a (k+1)-th representative luminance level among the representative luminance levels, where k is a natural number greater than 1; and

a second voltage output circuit receiving the (k+1)-th voltage level corresponding to the (k+ 1 )-th representative luminance level from the voltage generator and outputting the (k+1)-th voltage level to the first node.

16 . The electronic device according to claim 15 , wherein the voltage distribution circuit performs voltage distribution on the k-th voltage level and the (k+1)-th voltage level to generate the interpolation voltage levels, and

wherein the interpolation voltage levels have a voltage level between the k-th voltage level and the (k+1)-th voltage level.

17 . The electronic device according to claim 16 , wherein the number of luminance levels between the k-th representative luminance level and the (k+1)-th representative luminance level and the number of interpolation voltage levels output from the voltage distribution circuit are the same.

18 . The electronic device according to claim 17 , wherein the first voltage output circuit outputs the k-th voltage level to one of the plurality of nodes between the first node and the ground node so that a value obtained by subtracting the k-th representative luminance level from the (k+1)-th representative luminance level is equal to the number of resistors connected between the one of a plurality of nodes and the first node, where the k is a natural number greater than 1 and less than y.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 6, 2025
From: PYO, SI BEAK
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 071037/0845 →
Priority Claims (1)
KR 10-2024-0115149 · Aug 27, 2024 · national
Continuity (1)
Related Publication 20260065843A1 · Mar 5, 2026
References Cited (32)
US 7436413B2 · Kanai · 2008 [cited by examiner]
US 10854144B2 · Pyo et al. · 2020 [cited by applicant]
US 12051360B2 · Kim · 2024 [cited by examiner]
US 12361876B2 · Park · 2025 [cited by examiner]
US 20070057975A1 · Oh · 2007 [cited by examiner]
US 20140285406A1 · Kimura · 2014 [cited by examiner]
US 20140285537A1 · Kimura · 2014 [cited by examiner]
US 20150364076A1 · Park · 2015 [cited by examiner]
US 20160148560A1 · Tsai · 2016 [cited by examiner]
US 20160189635A1 · Lee · 2016 [cited by examiner]
US 20190066555A1 · Gu · 2019 [cited by examiner]
US 20190088199A1 · Zhang · 2019 [cited by examiner]
US 20190088205A1 · Zhang · 2019 [cited by examiner]
US 20190180702A1 · Kim · 2019 [cited by examiner]
US 20190266952A1 · Pyo · 2019 [cited by examiner]
US 20200251045A1 · An · 2020 [cited by examiner]
US 20200388225A1 · Kim · 2020 [cited by examiner]
US 20220101772A1 · Wetherell · 2022 [cited by examiner]
US 20230089942A1 · Shi · 2023 [cited by examiner]
US 20230111814A1 · Lee · 2023 [cited by examiner]
US 20230133826A1 · Lee · 2023 [cited by examiner]
US 20230139147A1 · Chae · 2023 [cited by examiner]
US 20230186816A1 · Min · 2023 [cited by examiner]
US 20230317029A1 · Shigeta · 2023 [cited by examiner]
US 20230368743A1 · Pyun · 2023 [cited by examiner]
US 20240096275A1 · Gandhi · 2024 [cited by examiner]
US 20240135864A1 · Lee · 2024 [cited by examiner]
US 20240321226A1 · Wang · 2024 [cited by examiner]
US 20240404445A1 · Young · 2024 [cited by examiner]
US 20250174175A1 · Kim · 2025 [cited by examiner]
KR 20230085520A · 2023 [cited by examiner]
KR 1020230085520A · 2023 [cited by applicant]