IP Library › Patent Application 60388010
Patent Application Provisional
App. No. 60/388,010 · Confirmation No. 6301

Method and apparatus to estimate delay for logic circuit optimization

Provisional Application Expired
⬇ PDF
 Code Description Pages PDF
2002-06-11 TRNA Transmittal of New Application 1 View
2002-06-11 SPEC Specification 27 View
2002-06-11 CLM Claims 16 View
2002-06-11 ABST Abstract 1 View
2002-06-11 DRW Drawings-only black and white line drawings 14 View
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
App. No.
60/388,010
Filed
2002-06-11