IP Library Patent Application 61157550
Patent Application Provisional
App. No. 61/157,550 · Confirmation No. 9584

INTEGRATED CIRCUIT PACKAGING SYSTEM WITH SOLDER RESIST PATTERNED SUBSTRATE AND METHOD OF MANUFACTURE THEREOF

Provisional Application Expired
⬇ PDF
Code Description Pages PDF
2010-03-02 APP.FILE.REC Filing Receipt 3 View
2010-02-26 PD.TO.AUTH Authorization or Rescission of Authorization to Access Application by Digital Access Service /Priority Document Exchange Office 1 View
2010-02-26 N417 Electronic Filing System Acknowledgment Receipt 2 View
2009-03-16 APP.FILE.REC Filing Receipt 3 View
2009-03-04 ADS Application Data Sheet 5 View
2009-03-04 SPEC Specification 7 View
2009-03-04 CLM Claims 1 View
2009-03-04 ABST Abstract 1 View
2009-03-04 DRW Drawings-only black and white line drawings 3 View
2009-03-04 WFEE Fee Worksheet (SB06) 2 View
2009-03-04 N417 Electronic Filing System Acknowledgment Receipt 3 View
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
App. No.
61/157,550
Filed
2009-03-04