IP Library › Patent Application 61801853
Patent Application Provisional
App. No. 61/801,853 · Confirmation No. 4103

Memory Circuit Incorporating Error Detection and Correction (EDAC), Method of Operation, and System

Provisional Application Expired
⬇ PDF
 Code Description Pages PDF
2021-06-14 N570 Communication - Re: Power of Attorney (PTOL-308) 1 View
2021-06-09 PA.. Power of Attorney 2 View
2021-06-09 R3.73 Assignee showing of ownership per 37 CFR 3.73 2 View
2021-06-09 ADS Application Data Sheet 9 View
2021-06-09 N417 Electronic Filing System Acknowledgment Receipt 2 View
2020-12-17 M327 Miscellaneous Communication to Applicant - No Action Count 1 View
2020-12-17 N572 Response - Re: Informal Power of Attorney (PTOL-308) 1 View
2020-12-15 PA.. Power of Attorney 2 View
2020-12-15 R3.73 Assignee showing of ownership per 37 CFR 3.73 2 View
2020-12-15 N417 Electronic Filing System Acknowledgment Receipt 2 View
2013-05-21 APP.FILE.REC Filing Receipt 3 View
2013-03-15 TR.PROV Provisional Cover Sheet (SB16) 3 View
2013-03-15 DRW.NONBW Drawings-other than black and white line drawings 28 View
2013-03-15 SPEC Specification 40 View
2013-03-15 CLM Claims 3 View
2013-03-15 ABST Abstract 1 View
2013-03-15 WFEE Fee Worksheet (SB06) 2 View
2013-03-15 N417 Electronic Filing System Acknowledgment Receipt 3 View
2013-03-15 SCORE Placeholder sheet indicating presence of supplemental content in Supplemental Complex Repository for Examiners(SCORE) 1 View
0001-01-03 DRW.SUPP Drawings-black and white line and/or other drawings — View
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
App. No.
61/801,853
Filed
2013-03-15