Patent Application
Provisional
App. No. 62/551,602
· Confirmation No. 2197
Error Floor Reduction using Deep Learning for Bit-flipping LDPC Decoder
Applicant:
SK hynix memory solutions Inc.
Provisional Application Expired
|
⬇ PDF
|
Code | Description | Pages | ||
|---|---|---|---|---|---|
| 2017-09-07 | APP.FILE.REC |
Filing Receipt | 3 | View | |
| 2017-08-29 | TR.PROV |
Provisional Cover Sheet (SB16) | 2 | View | |
| 2017-08-29 | SPEC |
Specification | 4 | View | |
| 2017-08-29 | ADS |
Application Data Sheet | 8 | View | |
| 2017-08-29 | WFEE |
Fee Worksheet (SB06) | 2 | View | |
| 2017-08-29 | N417 |
Electronic Filing System Acknowledgment Receipt | 3 | View |
Inventors
Naveen KUMAR
San Jose, CA
Aman BHATIA
San Jose, CA
Chenrong XIONG
San Jose, CA
Yu CAI
San Jose, CA
Fan ZHANG
San Jose, CA
Attorneys & Agents of Record
Prosecution
- Customer No.
- 90228
- Docket No.
- P17HS006P
- Confirmation No.
- 2197
ASSIGNMENT OF ASSIGNOR'S INTEREST
Recorded 2018-10-15
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
- App. No.
- 62/551,602
- Filed
- 2017-08-29
External Links