IP Library Patent Application 62634472
Patent Application Provisional
App. No. 62/634,472 · Confirmation No. 7646

BACKBONE NETWORK-ON-CHIP (NOC) FOR FIELD-PROGRAMMABLE GATE ARRAY (FPGA)

Inventor: Sailesh KUMAR
Provisional Application Expired
⬇ PDF
Code Description Pages PDF
2019-06-10 APP.FILE.REC Filing Receipt 3 View
2019-06-10 N570 Communication - Re: Power of Attorney (PTOL-308) 1 View
2019-05-16 SES.LOSS Notification of loss of entitlement to small entity status 1 View
2019-05-16 PA.. Power of Attorney 3 View
2019-05-16 N417 Electronic Filing System Acknowledgment Receipt 2 View
2019-03-26 PA.. Power of Attorney 3 View
2019-03-26 SES.LOSS Notification of loss of entitlement to small entity status 1 View
2019-03-26 N417 Electronic Filing System Acknowledgment Receipt 2 View
2018-03-19 APP.FILE.REC Filing Receipt 3 View
2018-02-23 ADS Application Data Sheet 8 View
2018-02-23 SPEC Specification 24 View
2018-02-23 CLM Claims 3 View
2018-02-23 ABST Abstract 1 View
2018-02-23 DRW Drawings-only black and white line drawings 8 View
2018-02-23 WFEE Fee Worksheet (SB06) 2 View
2018-02-23 N417 Electronic Filing System Acknowledgment Receipt 3 View
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
App. No.
62/634,472
Filed
2018-02-23