Patent Application
Provisional
Small
App. No. 63/944,435
· Confirmation No. 9462
Pattern-Guided Approximate Logic Optimization of Logic Gate Networks
Inventor:
Dr. Felix Petersen
Application Dispatched from Preexam, Not Yet Docketed
|
⬇ PDF
|
Code | Description | Pages | ||
|---|---|---|---|---|---|
| 2026-01-22 | APP.FILE.REC |
Filing Receipt | 3 | View | |
| 2026-01-22 | WELCOME.LET |
Welcome Letter from USPTO Director and Deputy Director | 1 | View | |
| 2025-12-19 | N417.PYMT |
Electronic Fee Payment | 2 | View | |
| 2025-12-19 | PA.. |
Power of Attorney | 1 | View | |
| 2025-12-19 | ADS |
Application Data Sheet | 8 | View | |
| 2025-12-19 | N417 |
Electronic Filing System Acknowledgment Receipt | 2 | View | |
| 2025-12-19 | SPEC |
Specification | 48 | View |
Inventors
Dr. Felix Petersen
Santa Clara, CA
Attorneys & Agents of Record
Prosecution
- Customer No.
- 102983
- Docket No.
- DFL0602
- Confirmation No.
- 9462
No recorded assignments were found for this patent.
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
- App. No.
- 63/944,435
- Filed
- 2025-12-19
External Links