IP Library Granted Patent US 7,068,566
Granted Patent B2
US 7,068,566 · App. 10/834,173 · Granted Jun 27, 2006

Semiconductor memory device capable of outputting data when a read request not accompanied with an address change being issued

Assignee: Seiko Epson Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,068,566
App. No.
10/834,173
Granted
Jun 27, 2006
Kind
B2
Abstract

The present invention provides a technique of causing a semiconductor device to output data if a read request not accompanied with an address change is issued. In a first situation in which a write request regarding a first data group is issued, a write operation of the first data group for a first group of memory cells among a set of memory cells selected by the current address is executed. When this occurs, a read operation of a second data group for a second group of memory cells among the set of memory cells is executed on a preliminary basis. The second group of memory cells is different from the first group of memory cells. In a second situation in which a read request for the second data group is issued while the current address is being maintained, the second data group that has been read preliminarily and held is externally output without executing a read operation for the second group of memory cells.

Claims (15)

1. A semiconductor memory device comprising:

a memory cell array having a plurality of memory cells;

an address input section used for input of an address for selecting a set of memory cells among the plurality of memory cells;

a data I/O section used for input or output of data corresponding to the set of memory cells selected by the address, the data I/O section including a holding section that holds data input externally and externally outputs the held data; and

a controller that, in response to a write or read request given externally and a specification request that is given externally and specifies input or output of a data group including at least part of the data corresponding to the set of memory cells, controls a write or read operation for a group of memory cells corresponding to the specified data group,

wherein the controller,

(i) in a first situation in which the write or read request is issued and the specification request for a first data group is issued, executes the write or read operation of the first data group for a first group of memory cells among the set of memory cells selected by the current address, executes the read operation of a second data group for a second group of memory cells among the set of memory cells on a preliminary basis, and holds the second data group in the holding section, the second group of memory cells being different from the first group of memory cells, and

(ii) in a second situation in which the read request is issued while the current address is being maintained and the specification request for the second data group is issued, externally outputs the second data group held in the holding section without executing the read operation for the second group of memory cells.

2. The semiconductor memory device according to claim 1 , wherein the write request is issued in the first situation, and

and wherein the controller

executes the write operation of the first data group and holds the first data group in the holding section in the first situation, and

if the specification request for the first data group is issued together with the specification request for the second data group in the second situation, externally outputs the first data group held in the holding section without executing the read operation for the first group of memory cells.

3. An electronic apparatus comprising:

the semiconductor memory device according to claim 1 ; and

an external controller that controls the semiconductor memory device.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 7, 2004
From: OTSUKA, EITARO; MIZUGAKI, KOICHI
To: SEIKO EPSON CORPORATION
Reel/Frame 015110/0158 →
Priority Claims (1)
JP 2003-138289 · May 16, 2003 · national
Continuity (1)
Related Publication 20050002268A1 · Jan 6, 2005