IP Library Granted Patent US 7,336,747
Granted Patent B2
US 7,336,747 · App. 10/760,879 · Granted Feb 26, 2008

Coding system for minimizing digital data bandwidth

Assignee: Digital Compression Technology
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,336,747
App. No.
10/760,879
Granted
Feb 26, 2008
Kind
B2
Abstract

A digital compression system including a superresonant filter, which adds samples of a digital data signal at a frequency to previous samples. The added samples are parts of sine or cosine waves, not the sum of the waves. The output signal is actually the summation of the samples. The samples are made during at most a single period. The disclosed superresonant filter has a settling time significantly faster than prior art narrow band filters. Prior art narrow band filters passing approximately 1 Hz require approximately 1 second to settle. The disclosed superresonant filter passing 1 Hz will settle in approximately 1 microsecond.

Claims (31)

1. A transmission system for reduced energy transmission comprising:

means for simultaneously encoding a group of parallel binary bits into a voltage amplitude signal having a phase,

a superresonant filter having a local oscillator operating in phase with the voltage amplitude signal, the superresonant filter receiving the voltage amplitude signal and accumulating phase shift of samples with multiple iterations during at most a single period of a frequency and outputting a data signal the superresonant filter comprising:

an adder for adding the voltage amplitude signal with a feedback signal;

a squaring circuit for squaring the output of the adder;

a first multiplier multiplying the squared output with an output of the local oscillator;

a sign extracter to extract the sign of the first multiplier output;

a square root circuit for taking the square root of the first multiplier output;

a second multiplier for multiplying the output of the square root circuit and the output of the sign extracter; and

a delay circuit for delaying the output of the second multiplier to produce the feedback signal.

2. The transmission system of claim 1 , the superresonant filter further comprising:

an amplitude adjuster for adjusting the amplitude of the voltage amplitude signal.

3. The transmission system of claim 1 wherein the delay of the delay circuit is one sample period.

4. A transmission system for reduced energy transmission comprising:

means for simultaneously encoding a group of parallel binary bits into a voltage amplitude signal having a phase,

a superresonant filter having a local oscillator operating in phase with the voltage amplitude signal, the superresonant filter receiving the voltage amplitude signal and accumulating phase shift of samples with multiple iterations during at most a single period of a frequency and outputting a data signal the superresonant filter comprising:

a first adder for adding the voltage amplitude signal with a feedback signal;

a squaring circuit for squaring the output of the adder;

a first multiplier multiplying the squared output with an output of the local oscillator;

a second adder for adding an output of the first multiplier and an amplitude adjusted output of the local oscillator;

a sign extracter to extract the sign of the second adder output;

a square root circuit for taking the square root of the second adder output;

a second multiplier for multiplying the output of the square root circuit and the output of the sign extracter; and

a delay circuit for delaying the output of the second multiplier to produce the feedback signal.

5. A superresonant filter comprising: an adder for adding a voltage amplitude signal with a feedback signal;

a squaring circuit for squaring the output of the adder;

a first multiplier multiplying the squared output with an output of a local oscillator;

a sign extracter to extract the sign of the first multiplier output;

a square root circuit for taking the square root of the first multiplier output;

a second multiplier for multiplying the output of the square root circuit and the output of the sign extractor; and

a delay circuit for delaying the output of the second multiplier to produce the feedback signal.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 17, 2015
From: DIGITAL COMPRESSION TECHNOLOGY LLC
To: KELQUAN HOLDINGS LTD.
Reel/Frame 034970/0583 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 18, 2004
From: GRUENBERG, ELLIOT L.; ANTAKI, PATRICK; VAMAN, DHADESUGOOR; JUDELSON, DAVID N.
To: DIGITAL COMPRESSION TECHNOLOGY
Reel/Frame 015488/0294 →
Continuity (5)
Provisional Application 6044095200 · Jan 17, 2003
Provisional Application 6044095100 · Jan 17, 2003
Provisional Application 6044095400 · Jan 17, 2003
Provisional Application 6044095500 · Jan 17, 2003
Related Publication 20040208271A1 · Oct 21, 2004