IP Library Granted Patent US 7,646,367
Granted Patent B2
US 7,646,367 · App. 11/327,545 · Granted Jan 12, 2010

Semiconductor device, display device and electronic apparatus

Assignee: Semiconductor Energy Laboratory Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,646,367
App. No.
11/327,545
Granted
Jan 12, 2010
Kind
B2
Abstract

When a resistance load inverter is used to control lighting/non-lighting of a pixel, in accordance with characteristic variations of a transistor forming the resistance load inverter, variations occur in light emission of each pixel. As an inverter in a pixel, an N channel transistor and a P channel transistor are used to apply a CMOS inverter. Even when characteristics of the transistor forming the CMOS inverter vary and inverter transfer characteristics vary, there is little effect on controlling lighting/non-lighting of the pixel, therefore, light emission variations of each pixel can be eliminated. Further, a signal potential of a scan line is used as one power source of a potential of the inverter, therefore, an aperture ratio of the pixel can be increased.

Claims (46)

1. A semiconductor device comprising:

a first transistor including a gate terminal, a source terminal and a drain terminal;

a second transistor including a gate terminal, a source terminal and a drain terminal;

a third transistor including a gate terminal, a source terminal and a drain terminal; and

a capacitor including a first electrode and a second electrode,

wherein the gate terminal of the first transistor is connected to a first scan line;

wherein one of the source terminal or the drain terminal of the second transistor is connected to a power supply line;

wherein one of the source terminal or the drain terminal of the third transistor is connected to a second scan line;

wherein the first electrode of the capacitor is connected to the gate terminal of the second transistor and the gate terminal of the third transistor and the second electrode is connected to a signal line,

wherein the other of the source terminal or the drain terminal of the second transistor and the other of the source terminal or the drain terminal of the third transistor are connected to a pixel electrode;

wherein one of the source terminal or the drain terminal of the first transistor is connected to the other of the source terminal or the drain terminal of the second transistor and the other of the source terminal or the drain terminal of the third transistor; and

wherein the other of the source terminal or the drain terminal of the first transistor is connected to the gate terminal of the second transistor and the gate terminal of the third transistor.

2. The semiconductor device according to claim 1 ,

wherein the first transistor and the third transistor are N channel transistors and the second transistor is a P channel transistor.

3. The semiconductor device according to claim 1 ,

wherein the semiconductor device is incorporated into at least one selected from the group consisting of a display, a camera, a computer, a mobile computer, a portable image reproducing device, a goggle type display, a video camera, and a mobile phone.

4. A display device comprising a plurality of pixels arranged in matrix, at least one of the plurality of pixels comprising:

a CMOS inverter including a P channel transistor and an N channel transistor;

a switch which connects an input terminal and an output terminal of the CMOS inverter;

a signal line to which an analog potential is inputted;

a capacitor which holds a potential difference between the input terminal of the CMOS inverter and the signal line; and

a light emitting element, wherein light emission or non-light emission of the light emitting element is controlled by an output of the CMOS inverter,

wherein a potential of a signal which controls on/off of a switch of at least another one of the plurality of pixels is corresponding to a power source potential of one of the P channel transistor and the N channel transistor of the CMOS inverter.

5. The display device according to claim 4 ,

wherein the switch is an N channel transistor.

6. The display device according to claim 4 ,

wherein the switch is a P channel transistor.

7. The display device according to claim 4 ,

wherein the display device is incorporated into at least one selected from the group consisting of a display, a camera, a computer, a mobile computer, a portable image reproducing device, a goggle type display, a video camera, and a mobile phone.

8. A display device comprising:

a first transistor including a gate terminal, a source terminal and a drain terminal;

a second transistor including a gate terminal, a source terminal and a drain terminal;

a third transistor including a gate terminal, a source terminal and a drain terminal;

a capacitor including a first electrode and a second electrode; and

a light emitting element comprising a pixel electrode,

wherein the gate terminal of the first transistor is connected to a first scan line;

wherein one of the source terminal or the drain terminal of the second transistor is connected to a power supply line;

wherein one of the source terminal or the drain terminal of the third transistor is connected to a second scan line;

wherein the first electrode of the capacitor is connected to the gate terminal of the second transistor and the gate terminal of the third transistor and the second electrode is connected to a signal line;

wherein the pixel electrode of the light emitting element is connected to the other of the source terminal or the drain terminal of the second transistor and the other of the source terminal or the drain terminal of the third transistor;

wherein one of the source terminal or the drain terminal of the first transistor is connected to the other of the source terminal or the drain terminal of the second transistor and the other of the source terminal or the drain terminal of the third transistor; and

wherein the other of the source terminal or the drain terminal of the first transistor is connected to the gate terminal of the second transistor and the gate terminal of the third transistor.

9. The display device according to claim 8 ,

wherein the first transistor and the third transistor are N channel transistors and the second transistor is a P channel transistor.

10. The display device according to claim 8 ,

wherein the display device is incorporated into at least one selected from the group consisting of a display, a camera, a computer, a mobile computer, a portable image reproducing device, a goggle type display, a video camera, and a mobile phone.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 9, 2006
From: KIMURA, HAJIME
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 022948/0467 →
Priority Claims (1)
JP 2005-014890 · Jan 21, 2005 · national
Continuity (1)
Related Publication 20060164359A1 · Jul 27, 2006