IP Library Granted Patent US 7,667,274
Granted Patent B2
US 7,667,274 · App. 12/071,887 · Granted Feb 23, 2010

Semiconductor device and method of manufacturing the same

Assignee: Kabushiki Kaisha Toshiba
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,667,274
App. No.
12/071,887
Granted
Feb 23, 2010
Kind
B2
Abstract

A semiconductor device is disclosed, which comprises a silicon substrate, a complementary MISFET circuit, an insulation film formed on the silicon substrate, a first contact hole formed in the insulation film, a first metal silicide layer formed on the bottom of the first contact hole, the first metal silicide layer being provided by a reaction of the n-channel impurity diffused region of the n-channel MISFET with a first metal, a second contact hole formed in the insulation film, a second metal silicide layer formed on the bottom of the second contact hole, the second metal silicide layer being provided by a reaction of the p-channel impurity diffused region of the p-channel MISFET with a second metal, and a work function of the second metal silicide layer being higher than that of the first metal silicide layer.

Claims (31)

1. A semiconductor device, comprising:

a silicon semiconductor substrate;

a complementary type MISFET circuit including an n-channel MISFET and a p-channel MISFET, which are formed on a surface region of the silicon semiconductor substrate;

an insulation film formed on the surface region of the silicon semiconductor substrate in which the complementary type MISFET circuit is formed;

a first contact hole formed in the insulation film, an n-channel impurity diffused region formed at a bottom of the first contact hole;

a first metal silicide layer formed on the bottom of the first contact hole, the first metal silicide layer being provided by a reaction of the n-channel impurity diffused region with a first metal;

a second contact hole formed in the insulation film, a p-channel impurity diffused region formed at a bottom of the second contact hole;

a second metal silicide layer formed on the bottom of the second contact hole, the second metal silicide layer being provided by a reaction of the p-channel impurity diffused region with a second metal; and

a work function of the second metal silicide layer being higher than that of the first metal silicide layer,

wherein a first contact layer embedded in the first contact hole comprises the first metal silicide layer formed on the bottom of the first contact hole, a barrier layer formed on a sidewall of the first contact hole, and a metal film formed in the first contact hole to be surrounded by a combination of the first metal silicide layer and the barrier layer.

2. The semiconductor device according to claim 1 , wherein the second metal silicide layer formed on the bottom of the second contact hole contains a metal having a work function equal to 4.8 eV or higher than 4.8 eV.

3. The semiconductor device according to claim 2 , wherein the metal having a work function equal to 4.8 eV or higher than 4.8 eV comprises at least one element selected from a group consisting of Pt, Pd, Ni, Co, W, Mo, Sb, and Bi.

4. The semiconductor device according to claim 1 , wherein

the first metal silicide layer formed on the bottom of the first contact hole contains a metal having a work function equal to 4.3 eV or lower than 4.3 eV.

5. The semiconductor device according to claim 4 , wherein the metal having a work function equal to 4.3 eV or lower than 4.3 eV comprises In.

6. The semiconductor device according to claim 1 , wherein the first metal silicide layer formed on the bottom of the first contact hole contains Ti or Ga.

7. A semiconductor device comprising:

a silicon semiconductor substrate;

a complementary type MISFET circuit including an n-channel MISFET and a p-channel MISFET, which are formed on a surface region of the silicon semiconductor substrate;

an insulation film formed on the surface region of the silicon semiconductor substrate in which the complementary type MISFET circuit is formed;

a first contact hole formed in the insulation film, an n-channel impurity diffused region formed at a bottom of the first contact hole;

a first metal silicide layer formed on the bottom of the first contact hole, the first metal silicide layer being provided by a reaction of the n-channel impurity diffused region with a first metal;

a second contact hole formed in the insulation film, a p-channel impurity diffused region formed at a bottom of the second contact hole;

a second metal silicide layer formed on the bottom of the second contact hole, the second metal silicide layer being provided by a reaction of the p-channel impurity diffused region with a second metal; and

a work function of the second metal silicide layer being higher than that of the first metal silicide layer,

wherein a second contact layer embedded in the second contact hole comprises the second metal silicide layer formed on the bottom of the second contact hole, a barrier layer formed on a sidewall of the second contact hole, and a metal film formed in the second contact hole to be surrounded by a combination of the second metal silicide layer and the barrier layer.

8. The semiconductor device according to claim 7 , wherein the second metal silicide layer formed on the bottom of the second contact hole contains a metal having a work function equal to 4.8 eV or higher than 4.8 eV.

9. The semiconductor device according to claim 8 , wherein the metal having a work function equal to 4.8 eV or higher than 4.8 eV comprises at least one element selected from a group consisting of Pt, Pd, Ni, Go, W, Mo, Sb, and Bi.

10. The semiconductor device according to claim 7 , wherein the first metal silicide layer formed on the bottom of the first contact hole contains a metal having a work function equal to 4.3 eV or lower than 4.3 eV.

11. The semiconductor device according to claim 10 , wherein the metal having a work function equal to 4.3 eV or lower than 4.3 eV comprises In.

12. The semiconductor device according to claim 7 , wherein the first metal silicide layer formed on the bottom of the first contact hole contains Ti or Ga.

Priority Claims (1)
JP 2002-323493 · Nov 7, 2002 · national
Continuity (2)
Division 1070143500 · Nov 6, 2003
Related Publication 20080157214A1 · Jul 3, 2008