IP Library › Granted Patent US 7,777,655
Granted Patent B2
US 7,777,655 · App. 12/257,389 · Granted Aug 17, 2010

Wideband switched current source

Assignee: Texas Instruments Incorporated
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,777,655
App. No.
12/257,389
Granted
Aug 17, 2010
Kind
B2
Abstract

Traditionally, constant current source circuits (and, in particular, constant current source circuits that include cascoded current sources) had numerous drawbacks due to parasitic capacitances, especially at higher switching frequencies. Here, however, a constant current source circuit is provided which uses main and replica constant current source circuitry (with buffering therebetween) to counteract the problems created by parasitic capacitances. Thus, with these new circuits, a generally constant current can be generated, regardless of switching frequency.

Claims (51)

1. An apparatus comprising:

a first output terminal;

a second output terminal;

a third output terminal;

a fourth output terminal;

a first current source;

a second current source;

a first switch that is coupled between the first and second current sources and the first and second output terminals, wherein the first switch couples the first and second current sources to the first output terminal in a first state, and wherein the first switch couples the first and second current sources to the second output terminal in a second state;

a second switch that is coupled between the first and second current sources and the third and fourth output terminals, wherein the second switch couples the first and second current sources to the third output terminal in the first state, and wherein the second switch couples the first and second current sources to the fourth output terminal in the second state;

a first buffer having an input and an output, wherein the input of the first buffer is coupled to the first output terminal, and wherein the output of the first buffer is coupled to the fourth output terminal; and

a second buffer having an input and an output, wherein the input of the second buffer is coupled to the second output terminal, and wherein the output of the second buffer is coupled to the third output terminal.

2. The apparatus of claim 1 , wherein the first and second current sources further comprises first and second cascoded current sources.

3. The apparatus of claim 2 , wherein the first cascoded current source further comprises:

a first PMOS transistor that receives a first bias voltage at its gate, wherein the first PMOS transistor includes a first parasitic capacitance between its drain and ground; and

a second PMOS transistor that receives a second bias voltage at its gate, that is coupled to the drain of the first PMOS transistor at its source, and that is coupled to the first and second switches at its drain, wherein the second PMOS transistor includes a second parasitic capacitance between its drain and ground.

4. The apparatus of claim 3 , wherein the second cascoded current source further comprises:

a third PMOS transistor that receives the first bias voltage at its gate, wherein the first PMOS transistor includes a third parasitic capacitance between its drain and ground; and

a fourth PMOS transistor that receives the second bias voltage at its gate, that is coupled to the drain of the third PMOS transistor at its source, and that is coupled to the first and second switches at its drain, wherein the fourth PMOS transistor includes a fourth parasitic capacitance between its drain and ground.

5. The apparatus of claim 4 , wherein the first switch further comprises:

a fifth PMOS transistor that receives a control signal at its gate, that is coupled to the first and second cascoded current sources at its source, and that is coupled to the first output terminal at its drain; and

a sixth PMOS transistor that receives an inverse of the control signal at its gate, that is coupled to the first and second cascoded current sources at its source, and that is coupled to the second output terminal at its drain.

6. The apparatus of claim 5 , wherein the first switch further comprises:

a seventh PMOS transistor that receives the control signal at its gate, that is coupled to the first and second cascoded current sources at its source, and that is coupled to the third output terminal at its drain; and

a sixth PMOS transistor that receives the inverse of the control signal at its gate, that is coupled to the first and second cascoded current sources at its source, and that is coupled to the fourth output terminal at its drain.

7. An apparatus comprising:

a first output terminal;

a second output terminal;

a third output terminal;

a fourth output terminal;

a controller;

a plurality of constant current source circuits, wherein each constant current source circuits includes:

a first current source;

a second current source;

a first switch that is coupled between the first and second current sources and the first and second output terminals, wherein the first switch is controlled by the controller, and wherein the first switch couples the first and second current sources to the first output terminal in a first state, and wherein the first switch couples the first and second current sources to the second output terminal in a second state; and

a second switch that is coupled between the first and second current sources and the third and fourth output terminals, wherein the second switch is controlled by the controller, and wherein the second switch couples the first and second current sources to the third output terminal in the first state, and wherein the second switch couples the first and second current sources to the fourth output terminal in the second state;

a first buffer having an input and an output, wherein the input of the first buffer is coupled to the first output terminal, and wherein the output of the first buffer is coupled to the fourth output terminal; and

a second buffer having an input and an output, wherein the input of the second buffer is coupled to the second output terminal, and wherein the output of the second buffer is coupled to the third output terminal.

8. The apparatus of claim 7 , wherein the first and second current sources further comprises first and second cascoded current sources.

9. The apparatus of claim 8 , wherein the first cascoded current source further comprises:

a first PMOS transistor that receives a first bias voltage at its gate, wherein the first PMOS transistor includes a first parasitic capacitance between its drain and ground; and

a second PMOS transistor that receives a second bias voltage at its gate, that is coupled to the drain of the first PMOS transistor at its source, and that is coupled to the first and second switches at its drain, wherein the second PMOS transistor includes a second parasitic capacitance between its drain and ground.

10. The apparatus of claim 9 , wherein the second cascoded current source further comprises:

a third PMOS transistor that receives the first bias voltage at its gate, wherein the first PMOS transistor includes a third parasitic capacitance between its drain and ground; and

a fourth PMOS transistor that receives the second bias voltage at its gate, that is coupled to the drain of the third PMOS transistor at its source, and that is coupled to the first and second switches at its drain, wherein the fourth PMOS transistor includes a fourth parasitic capacitance between its drain and ground.

11. The apparatus of claim 10 , wherein the controller provides a control signal and an inverse of the control signal to the first and second switches.

12. The apparatus of claim 11 , wherein the first switch further comprises:

a fifth PMOS transistor that receives the control signal at its gate, that is coupled to the first and second cascoded current sources at its source, and that is coupled to the first output terminal at its drain; and

a sixth PMOS transistor that receives the inverse of the control signal at its gate, that is coupled to the first and second cascoded current sources at its source, and that is coupled to the second output terminal at its drain.

13. The apparatus of claim 12 , wherein the first switch further comprises:

a seventh PMOS transistor that receives the control signal at its gate, that is coupled to the first and second cascoded current sources at its source, and that is coupled to the third output terminal at its drain; and

a sixth PMOS transistor that receives the inverse of the control signal at its gate, that is coupled to the first and second cascoded current sources at its source, and that is coupled to the fourth output terminal at its drain.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 16, 2009
From: SEEDHER, ANKIT; TADEPARTHY, PREETAM CHARAN ANAND; JOY, JOMY G; TEXAS INSTRUMENTS (INDIA) PRIVATE LIMITED
To: TEXAS INSTRUMENTS INCORPORATED
Reel/Frame 022258/0848 →
Continuity (1)
Related Publication 20100102870A1 · Apr 29, 2010