IP Library Granted Patent US 8,000,163
Granted Patent B2
US 8,000,163 · App. 12/724,393 · Granted Aug 16, 2011

Self refresh operation of semiconductor memory device

Assignee: Hynix Semiconductor Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,000,163
App. No.
12/724,393
Granted
Aug 16, 2011
Kind
B2
Abstract

A method for driving a semiconductor memory device, includes initializing first data corresponding to a refresh time of each corresponding row included in a cell array; storing second data corresponding to column data included in the first row after entering a self refresh mode; setting the first data corresponding to the first row by detecting the refresh time of the first row while performing refresh operations on the other rows in the cell array according to a refresh period selected based on the corresponding first data for predetermined refresh cycles, wherein the refresh operation is not performed on the first row during the predetermined refresh cycles; restoring the second data to the first row; and repeating the above steps for the other rows to thereby set the corresponding first data until the setting step is completed for all rows or the self refresh mode expires.

Claims (4)

1. In a semiconductor memory device having a plurality of banks, each said bank including an array of rows and columns, said rows each having a row register unit including a row register corresponding to each said row, and said columns each having a column register unit including a column register corresponding to each said column, a method for determining a refresh time for each said row comprising:

determining if a set refresh period signal is inactive;

if said set refresh period signal is inactive, performing a refresh operation for a row only when a “0” is stored in the corresponding row register of the row register unit.

2. The method defined in claim 1 wherein said corresponding row register is stored with a “1” when column data stored in a predetermined row are the same as data stored in said column register unit and said corresponding row register is stored with a “0” when said column data stored in a predetermined row are not the same as data stored in said column register unit.

Priority Claims (1)
KR 10-2006-0034104 · Apr 14, 2006 · national
Continuity (2)
Division 11786594 · Apr 12, 2007
Related Publication 20100188914A1 · Jul 29, 2010