IP Library Granted Patent US 8,072,024
Granted Patent B2
US 8,072,024 · App. 12/408,344 · Granted Dec 6, 2011

Nonvolatile semiconductor memory device and method for manufacturing same

Assignee: Kabushiki Kaisha Toshiba
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,072,024
App. No.
12/408,344
Granted
Dec 6, 2011
Kind
B2
Abstract

A nonvolatile semiconductor memory device with a substrate. A plurality of dielectric films and electrode films are alternately stacked on the substrate and have a through hole penetrating in the stacking direction. A semiconductor pillar is formed inside the through hole. A charge storage layer is provided at least between the semiconductor pillar and the electrode film. At least part of a side surface of a portion of the through hole located in the electrode film is sloped relative to the stacking direction.

Claims (34)

1. A nonvolatile semiconductor memory device comprising:

a substrate;

a stacking body including a plurality of dielectric films alternately stacked with electrode films on the substrate and having a through hole penetrating in a stacking direction;

a semiconductor pillar formed only inside the through hole and planar on the topmost surface of the stacking body; and

a charge storage layer provided at least between the semiconductor pillar and the electrode films, wherein

at least part of a side surface of a portion of the through hole located in the electrode films being sloped relative to the stacking direction.

2. The memory device according to claim 1 , wherein in a cross section including the central axis of the through hole, the side surface of the portion of the through hole located in each electrode film is concave as viewed from inside the through hole.

3. The memory device according to claim 1 , wherein in a cross section including the central axis of the through hole, the side surface of the portion of the through hole located in each electrode film is curved.

4. The memory device according to claim 3 , wherein in a cross section including the central axis of the through hole, the side surface of the portion of the through hole located in each electrode film is concave as viewed from inside the through hole.

5. The memory device according to claim 1 , wherein the portion of the through hole located in each electrode film has a bowing shape in which a center portion of the bowing shape in the stacking direction bulges relative to upper and lower portions of the bowing shape.

6. The memory device according to claim 5 , wherein the through hole has a circular shape as viewed along the stacking direction.

7. The memory device according to claim 1 , wherein a portion of the through hole located in each dielectric film has a shape in which a center portion in the stacking direction is narrowed relative to upper and lower portions of the narrowed shape.

8. The memory device according to claim 7 , wherein the through hole has a circular shape as viewed along the stacking direction.

9. The memory device according to claim 1 , wherein, in a cross section including the central axis of the through hole, a side surface of the portion of the through hole located in each electrode film is tapered.

10. The memory device according to claim 1 , further comprising:

a first dielectric layer provided between the electrode films and the charge storage layer and made of silicon oxide; and

a second dielectric layer provided between the charge storage layer and the semiconductor pillar and made of silicon oxide, wherein

the charge storage layer is formed from silicon nitride.

11. A nonvolatile semiconductor memory device comprising:

a substrate;

a plurality of dielectric films and electrode films which are alternately stacked on the substrate and have a through hole penetrating in a stacking direction;

a semiconductor pillar formed inside the through hole; and

a charge storage layer provided at least between the semiconductor pillar and the electrode films wherein,

at least part of a side surface of a portion of the through hole located in the electrode films being sloped relative to the stacking direction, and

in a cross section including the central axis of the through hole, the side surface of the portion of the through hole located in each electrode film is concave as viewed from inside the through hole.

12. The memory device according to claim 11 , wherein the portion of the through hole located in each electrode film has a bowing shape in which a center portion of the bowing shape in the stacking direction bulges relative to upper and lower portions of the bowing shape.

13. The memory device according to claim 12 , wherein the through hole has a circular shape as viewed from above.

14. The memory device according to claim 11 , wherein a portion of the through hole located in each dielectric film has a shape in which a center portion in the stacking direction is narrowed relative to upper and lower portions of the narrowed shape.

15. The memory device according to claim 14 , wherein the through hole has a circular shape as viewed from above.

16. The memory device according to claim 11 , wherein, in a cross section including the central axis of the through hole, a side surface of the portion of the through hole located in each electrode film is tapered.

17. The memory device according to claim 11 , further comprising:

a first dielectric layer provided between the electrode films and the charge storage layer and made of silicon oxide; and

a second dielectric layer provided between the charge storage layer and the semiconductor pillar and made of silicon oxide, wherein

the charge storage layer is formed from silicon nitride.

Assignments (5)
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043709/0035 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 14, 2009
From: ISHIKAWA, MASAO; YAHASHI, KATSUNORI
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 022684/0398 →
Priority Claims (1)
JP 2008-125856 · May 13, 2008 · national
Continuity (1)
Related Publication 20090283819A1 · Nov 19, 2009