IP Library Granted Patent US 8,091,058
Granted Patent B2
US 8,091,058 · App. 12/324,439 · Granted Jan 3, 2012

Methods, computer-readable media and computer-implemented tools for pre-route repeater insertion

Assignee: Oracle America, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,091,058
App. No.
12/324,439
Granted
Jan 3, 2012
Kind
B2
Abstract

A method of performing a pre-route repeater insertion methodology for at least part of a circuit design may include: partitioning at least part of a circuit design into a plurality of tiles; determining at least one attribute of one or more individual tiles of the plurality of tiles; and determining a repeater solution based at least in part on the determined attributes of the one or more individual tiles. A computer implemented tool for performing a pre-route repeater insertion methodology for at least part of a circuit design may include: a module configured to partition at least part of a circuit design into a plurality of tiles; a module configured to determine at least one attribute of one or more individual tiles of the plurality of tiles; and a module configured to determine a repeater solution based at least in part on the determined attributes of the one or more individual tiles.

Claims (34)

1. A method of performing a pre-route repeater insertion methodology for at least part of a circuit design, the method comprising:

partitioning, utilizing a processor, at least part of a circuit design into a plurality of tiles, the circuit design comprising a plurality of levels;

determining at least one intra-level attribute of one or more individual tiles of the plurality of tiles, the intra-level attribute related to one level of the circuit design;

determining at least one inter-level attribute of the one or more individual tiles of the plurality of tiles, the inter-level attribute related to a portion of the plurality of levels of the circuit design; and

determining a repeater solution based at least in part on the determined attributes of the one or more individual tiles.

2. The method of claim 1 , further comprising determining a power solution based at least in part on the determined attributes of the one or more individual tiles while determining the repeater solution.

3. The method of claim 2 , wherein at least one of the attributes of the one or more individual tiles is a PSAVE attribute.

4. The method of claim 1 , further comprising determining at least part of a route topology based at least in part on the determined attributes of the one or more individual tiles while determining the repeater solution.

5. The method of claim 1 , wherein at least one of the attributes of the one or more individual tiles is a USAGE attribute.

6. The method of claim 1 , wherein at least one of the attributes of the one or more individual tiles is an AVAILABILITY attribute.

7. The method of claim 1 , wherein at least one of the attributes of the one or more individual tiles is a FREE attribute.

8. The method of claim 1 , wherein at least one of the attributes of the one or more individual tiles is a CAPACITY attribute.

9. The method of claim 1 , wherein at least one of the attributes of the one or more individual tiles is a NEED attribute.

10. A computer-readable storage medium including stored instructions that, when executed by a computer, cause the computer to perform a pre-route repeater insertion methodology for at least part of a circuit design by:

partitioning at least part of a circuit design into a plurality of tiles, the circuit design comprising a plurality of levels;

determining at least one intra-level attribute of one or more individual tiles of the plurality of tiles, the intra-level attribute related to one level of the circuit design;

determining at least one inter-level attribute of the one or more individual tiles of the plurality of tiles, the inter-level attribute related to a portion of the plurality of levels of the circuit design; and

outputting a repeater solution based at least in part on the determined attributes of the one or more individual tiles.

11. The computer-readable storage medium of claim 10 , further including stored instructions that, when executed by the computer, cause the computer to:

determine a power solution based at least in part on the determined attributes of the one or more individual tiles while determining the repeater solution.

12. The computer-readable storage medium of claim 11 , wherein the stored instructions that, when executed by the computer, cause the computer to determine at least one attribute of one or more individual tiles of the plurality of tiles comprise instructions that cause the computer to determine a PSAVE attribute as at least one of the attributes of the one or more individual tiles.

13. The computer-readable storage medium of claim 10 , further including stored instructions that, when executed by the computer, cause the computer to:

determine at least part of a route topology based at least in part on the determined attributes of the one or more individual tiles while determining the repeater solution.

14. The computer-readable storage medium of claim 10 , wherein the stored instructions that, when executed by the computer, cause the computer to determine at least one attribute of one or more individual tiles of the plurality of tiles comprise instructions that cause the computer to determine a USAGE attribute as at least one of the attributes of the one or more individual tiles.

15. The computer-readable storage medium of claim 10 , wherein the stored instructions that, when executed by the computer, cause the computer to determine at least one attribute of one or more individual tiles of the plurality of tiles comprise instructions that cause the computer to determine a AVAILABILITY attribute as at least one of the attributes of the one or more individual tiles.

16. The computer-readable storage medium of claim 10 , wherein the stored instructions that, when executed by the computer, cause the computer to determine at least one attribute of one or more individual tiles of the plurality of tiles comprise instructions that cause the computer to determine a FREE attribute as at least one of the attributes of the one or more individual tiles.

17. The computer-readable storage medium of claim 10 , wherein the stored instructions that, when executed by the computer, cause the computer to determine at least one attribute of one or more individual tiles of the plurality of tiles comprise instructions that cause the computer to determine a CAPACITY attribute as at least one of the attributes of the one or more individual tiles.

18. The computer-readable storage medium of claim 10 , wherein the stored instructions that, when executed by the computer, cause the computer to determine at least one attribute of one or more individual tiles of the plurality of tiles comprise instructions that cause the computer to determine a NEED attribute as at least one of the attributes of the one or more individual tiles.

19. A computer-implemented tool for performing a pre-route repeater insertion methodology for at least part of a circuit design, the tool comprising:

a module configured to partition at least part of a circuit design into a plurality of tiles, the circuit design comprising a plurality of levels;

a module configured to determine at least one intra-level attribute of one or more individual tiles of the plurality of tiles, the intra-level attribute related to one level of the circuit design;

a module configured to determine at least one inter-level attribute of the one or more individual tiles of the plurality of tiles, the inter-level attribute related to a portion of the plurality of levels of the circuit design and

a module configured to determine a repeater solution based at least in part on the determined attributes of the one or more individual tiles.

20. The computer-implemented tool of claim 19 , further comprising a module configured to determine a power solution based at least in part on the determined attributes of the one or more individual tiles while determining the repeater solution.

Assignments (2)
MERGER AND CHANGE OF NAME Recorded Dec 16, 2015
From: ORACLE USA, INC.; SUN MICROSYSTEMS, INC.; ORACLE AMERICA, INC.
To: ORACLE AMERICA, INC.
Reel/Frame 037311/0134 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 26, 2008
From: BALLARD, JAMES G.; WU, YI
To: SUN MICROSYSTEMS, INC.
Reel/Frame 021897/0271 →
Continuity (1)
Related Publication 20100128760A1 · May 27, 2010