Pulse data recorder in which a value held by a bit of a memory is determined by a state of a switch
A pulse data recorder system and method are provided. Upon the arrival or occurrence of an event or signal, the state of a digital switch is set. Upon receiving a pulse from a readout clock, the state of the switch is stored in a buffer memory, and the state of the switch is reset. As the readout clock is run, a time history of the state of the switch is obtained. The pulse data recorder can feature a plurality of unit cells, for use in imaging or other multiple pixel applications.
1. An event recorder, comprising:
a first electrically conductive plate;
a first switch interconnected to the first electrically conductive plate;
a first M-bit memory interconnected to the first switch, wherein a value held by a bit of the first M-bit memory is determined by a state of the first switch at a particular interval in time.
2. The event recorder of claim 1 , further comprising:
a clock interconnected to the first M-bit memory, wherein for each pulse of the clock the value then held by the first switch is stored in a bit of the first M-bit memory.
3. The event recorder of claim 2 , further comprising:
a second electrically conductive plate;
a second switch interconnected to the second electrically conductive plate;
a second M-bit memory interconnected to the second switch, wherein the clock is interconnected to the second M-bit memory, and wherein for each pulse of the clock the value then held by the second switch is stored in a bit of the second M-bit memory.
4. The event recorder of claim 3 , wherein the first and second electrically conductive plates are part of a larger array of electrically conductive plates contained within a first plane.
5. The event recorder of claim 1 , wherein said first electrically conductive plate is opposite a source of electrons.
6. An event recorder apparatus, comprising:
a first contact;
a first switch, wherein a state of the first switch is changed in response to receipt of an electrical signal at the first contact of at least a first magnitude;
a first memory, wherein a value of a storage bit included in the first memory is determined by a state of the first switch at a defined period of time.
7. The apparatus of claim 6 , further comprising:
a second contact;
a second switch, wherein a state of the second switch is changed in response to receipt of an electrical signal at the second contact of at least the first magnitude;
a second memory, wherein a value of a storage bit included in the second memory is determined by a state of the second switch at a defined period of time.
8. The apparatus of claim 7 , further comprising:
a multiple pixel plate, wherein the first and second contacts are included in the multiple pixel plate;
a clock, wherein the state of the first switch is stored in a first bit of the first memory and the state of the second switch is stored in a first bit of the second memory after a clock signal is received at the first and second memories.
9. The apparatus of claim 6 , further comprising:
an electron multiplier.
10. The apparatus of claim 9 , wherein the electron multiplier includes a microchannel plate.
11. The apparatus of claim 10 , wherein the microchannel plate is associated with a photocathode that is operative to emit an electron in response to receiving an optical signal from receiving optics comprising an interferometer.
12. The apparatus of claim 6 , further comprising:
a variable bias, wherein an output from the variable bias controls a switching threshold of the first switch.