IP Library Granted Patent US 8,183,088
Granted Patent B2
US 8,183,088 · App. 12/823,411 · Granted May 22, 2012

Semiconductor die package and method for making the same

Assignee: Fairchild Semiconductor Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,183,088
App. No.
12/823,411
Granted
May 22, 2012
Kind
B2
Abstract

Semiconductor die packages are disclosed. An exemplary semiconductor die package includes a premolded substrate. The premolded substrate can have a semiconductor die attached to it, and an encapsulating material may be disposed over the semiconductor die.

Claims (23)

1. A method comprising:

obtaining a premolded substrate including a leadframe structure and a molding material, wherein the leadframe structure includes a first conductive portion, a second conductive portion, and an intermediate portion between the first conductive portion and the second conductive portion;

cutting the intermediate portion to electrically isolate the first conductive portion from the second conductive portion, and to form a gap;

attaching a semiconductor die to the substrate; and

electrically coupling the first and second conductive portions to the semiconductor die, and wherein the method further comprises,

after attaching the die to the semiconductor substrate, encapsulating the semiconductor die using an encapsulating material, wherein the encapsulating material fills the gap between the first conductive portion and the second conductive portion.

2. The method of claim 1 wherein the intermediate portion is formed using an etching process.

3. The method of claim 1 wherein the surfaces of the first and second conductive portions are substantially coplanar with an exterior surface of the molding material.

4. The method of claim 1 wherein electrically coupling the first conductive portion and the second conductive portion to the semiconductor die comprises wirebonding the first conductive portion to the semiconductor die and wirebonding the second conductive portion to the semiconductor die.

5. The method of claim 1 wherein cutting comprises using a saw, a laser, or a water jet to cut the intermediate portion.

6. The method of claim 1 wherein the premolded substrate is in an array of premolded substrates.

7. The method of claim 1 wherein the conductive portions do not extend past the molding material in the lateral direction.

8. The method of claim 1 wherein the semiconductor die is attached to the substrate after the intermediate portion is cut.

9. The method of claim 1 wherein the first and second conductive portions are electrically coupled to the semiconductor die after the intermediate portion is cut.

10. A method for forming a semiconductor die package comprising:

forming a substrate comprising a conductive surface and a recess;

filling the recess with a molding material;

mounting a first chip on the molding material; and

mounting a die on the conductive surface of the substrate.

11. The method of claim 10 wherein the chip is a control chip and the die is a MOSFET die.

12. The method of claim 10 wherein the die is a first die and wherein the package comprises a second die, wherein the second die is also mounted on the conductive surface of the substrate.

13. The method of claim 12 wherein the first die is a first MOSFET die and the second die is a second MOSFET die.

14. The method of claim 13 wherein the first MOSFET die is a high side MOSFET die and the second MOSFET die is a low side MOSFET die.

Assignments (6)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 058871, FRAME 0799 Recorded Jun 23, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 065653/0001 →
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 040075, FRAME 0644 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0536 →
SECURITY INTEREST Recorded Nov 12, 2021
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 058871/0799 →
RELEASE OF SECURITY INTEREST Recorded Oct 28, 2021
From: DEUTSCHE BANK AG NEW YORK BRANCH
To: FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 057969/0206 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 3, 2021
From: FAIRCHILD SEMICONDUCTOR CORPORATION
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 057694/0374 →
PATENT SECURITY AGREEMENT Recorded Sep 19, 2016
From: FAIRCHILD SEMICONDUCTOR CORPORATION
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 040075/0644 →
Continuity (9)
Division 11471291 · Jun 19, 2006
Provisional Application 60701781 · Jul 22, 2005
Provisional Application 60696320 · Jun 30, 2005
Provisional Application 60696027 · Jun 30, 2005
Provisional Application 60696350 · Jun 30, 2005
Provisional Application 60702076 · Jul 22, 2005
Provisional Application 60696305 · Jun 30, 2005
Provisional Application 60753040 · Dec 21, 2005
Related Publication 20100258925A1 · Oct 14, 2010