IP Library Granted Patent US 8,244,936
Granted Patent B2
US 8,244,936 · App. 11/056,370 · Granted Aug 14, 2012

Data communication apparatus for stabilizing the connection of a communication line between data communication apparatuses and program therefor

Assignee: Fujitsu Limited
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,244,936
App. No.
11/056,370
Granted
Aug 14, 2012
Kind
B2
Abstract

A data communication apparatus 1 has a processing section (CPU) 10 that executes at least a part of communication processing of a communication controller 2 and that executes processing other than the communication processing, wherein The data communication apparatus 1 has an interrupt request blocking section 20 that blocks, during execution of a processing relevant to information exchange concerning a communication condition for the communication controller 2 to carry out a communication processing, an interrupt request to the processing section 10 with priority over the processing relevant to information exchange. With this arrangement, even when additional operation is carried out to execute an interrupt processing during execution of a processing concerning a communication condition such as a modulation system of a modem and a communication speed, the processing can be executed securely and a stable connection of a communication line can be maintained.

Claims (24)

1. A processing controller for a data communication apparatus having a processing section that executes at least a part of communication processing of a communication controller, including monitoring a quality of a telephone circuit, and that executes processing other than the communication processing, wherein

the processing controller has an interrupt request blocking section that blocks, during execution of processing of resetting communication functions and performance including at least a communication speed and modulation system to carry out a communication processing, an interrupt request to the processing section with priority over the processing of resetting communication functions and performance by blocking a bus line connected between the processing section and an input device in order to prevent a large load from being passed to the processing section, and unblocking the bus line when the resetting is completed.

2. A data communication apparatus, comprising:

a processing section that executes at least a part of communication processing of a communication controller, including monitoring a quality of a telephone circuit, and that executes processing other than the communication processing; and

an interrupt request blocking section that blocks, during execution of a processing of resetting communication functions and performance including at least a communication speed and modulation system to carry out a communication processing, an interrupt request to the processing section with priority over the processing of resetting communication functions and performance by blockinq a bus line connected between the processing section and an input device in order to prevent a large load from being passed to the processing section, and unblockinq the bus line when the resetting is completed.

3. The data communication apparatus according to claim 2 , wherein the data communication apparatus displays a message, to the effect that operations carried out by the input device are invalid, during the execution of the processing of resetting communication functions and performance.

4. The data communication apparatus according to claim 2 , wherein the data communication apparatus displays a message to the effect that operations carried out by the input device are invalid, during the execution of the processing of resetting communication functions and performance.

5. The data communication apparatus according to claim 2 , wherein the data communication apparatus outputs a voice during the execution of the processing of resetting communication functions and performance.

6. The data communication apparatus according to claim 2 , wherein the data communication apparatus outputs a voice during the execution of the processing of resetting communication functions and performance.

7. The data communication apparatus according to claim 3 , wherein the data communication apparatus outputs a voice during the execution of the processing of resetting communication functions and performance.

8. The data communication apparatus according to claim 4 , wherein the data communication apparatus outputs a voice during the execution of the processing of resetting communication functions and performance.

9. The data communication apparatus according to claim 2 , wherein the data communication apparatus displays a message to the effect that invalidation of operations of the input device are cancelled after ending the execution of the processing of resetting communication functions and performance.

10. The data communication apparatus according to claim 5 , wherein the data communication apparatus stops outputting the voice after ending the execution of the processing of resetting communication functions and performance.

11. A non-transitory computer readable medium storing a program that is executed in a data communication apparatus having a processing section that executes at least a part of communication processing of a communication controller, including monitoring a quality of a telephone circuit, and that executes processing other than the communication processing, wherein

the program functions as an interrupt request blocking section that blocks, during execution of a processing of resetting communication functions and performance including at least a communication speed and modulation system to carry out a communication processing, an interrupt request to the processing section with priority over the processing of resetting communication functions and performance by blocking a bus line connected between the processing section and an input device in order to prevent a large load from being passed to the processing section, and unblocking the bus line when the resetting is completed.

12. The non-transitory computer readable medium according to claim 11 , wherein the data communication apparatus displays a message to the effect that operations carried out by the input device are invalid during the execution of the processing of resetting communication functions and performance.

13. The non-transitory computer readable medium according to claim 11 , wherein the data communication apparatus displays a message to the effect that operations carried out by the input device are invalid during the execution of the processing of resetting communication functions and performance.

14. The non-transitory computer readable medium according to claim 11 , wherein the data communication apparatus outputs voice during the execution of the processing of resetting communication functions and performance.

15. The non-transitory computer readable medium according to claim 11 , wherein the data communication apparatus outputs voice during the execution of the processing of resetting communication functions and performance.

16. The non-transitory computer readable medium according to claim 11 , wherein the data communication apparatus displays a message to the effect that invalidation of operations of the input device are cancelled after ending the execution of the processing of resetting communication functions and performance.

17. The non-transitory computer readable medium according to claim 14 , wherein the data communication apparatus stops outputting the voice after ending the execution of the processing of resetting communication functions and performance.

18. A processing controller for a communication apparatus, comprising:

a communication processor that monitors a quality of communication line and resets communication functions and performance based on the monitoring; and

an interrupt request blocking circuit that blocks a bus line connected between the processing controller and an input device to block an interrupt request inputted through the input device during the resetting, and unblocks the bus line when the resetting is completed.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 31, 2019
From: FUJITSU LIMITED
To: FUJITSU CLIENT COMPUTING LIMITED
Reel/Frame 048750/0910 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 14, 2005
From: IINUMA, NOBUHARU
To: FUJITSU LIMITED
Reel/Frame 016278/0983 →
Priority Claims (1)
JP 2004-338883 · Nov 24, 2004 · national
Continuity (1)
Related Publication 20060112200A1 · May 25, 2006