Data accessing system and data accessing method

1. A data accessing system, comprising:

a data retrieving device;

M data transmission lines, coupled to the data retrieving device; and

a data storage device, coupled to the M data transmission lines, the data storing device comprising:

a data storing module, having L banks, the data storing module being utilized for storing a (N×M)-bit digital data separately in the L banks; and

a data accessing interface module, coupled to the data storage module, for reading and outputting the (N×M)-bit digital data, the data accessing interface module comprising:

a register module, for transmitting data of a bank for L times in sequence, and receiving and latching the digital data included by a bank from the data storage module when transmitting data each time, until the (N×M)-bit digital data is totally latched in the register module; and

a multiplex output module, coupled to the register module, for continuously select a M-bit digital data from the (N×M)-bit digital data registered in the register module, and input the M-bit digital data to a data retrieving device via M data transmission lines;

wherein the data retrieving device comprises:

a first sequential input module, for sequentially receiving the M-bit digital data; and

a second sequential input module, coupled to the first sequential input module, for sequentially receiving and latching the M-bit digital data from the multiplex output module; and

the data accessing system further comprises:

a control unit, coupled to the multiplex output module and the first sequential input module, for outputting a selecting control signal to the multiplex output module to control the multiplex output module to periodically select a M-bit digital data from the (N×M)-bit digital data, and outputting a plurality of clock control signals to the first sequential input module to control the first sequential input module to generate a plurality of latch control signals to the second sequential input module to constantly latch the M-bit digital data.

2. The data accessing system of claim 1 , wherein the (N×M)-bit digital data are averagely stored in each of the banks, and the register module receives and latches a (N×M/L)-bit digital data from each bank of the data storage module when transmitting data each time.

3. The data accessing system of claim 1 , wherein the register module comprises N first latch units, the first sequential input module comprises N shift register units, and the second sequential input module comprises N second latch units.

4. The data accessing system of claim 1 , wherein the data storing module is a static random access memory (SRAM) or dynamic random access memory (DRAM).

5. The data accessing system of claim 1 , wherein the data retrieving device is a source driver applied to a LCD panel.

6. A data accessing method, comprising:

(a) separately storing a (N×M)-bit digital data in L banks of a data storage module;

(b) utilizing a register module of a data accessing interface module to transmit data of a bank for L times in sequence, and to receive and latch the digital data included by a bank from the data storage module when transmitting data each time, until the (N×M)-bit digital data is totally latched in the register module;

(c) utilizing a multiplex output module of the data accessing interface module to continuously select a M-bit digital data from the (N×M)-bit digital data registered in the register module, and input the M-bit digital data to a data retrieving device via M data transmission lines, wherein the data retrieving device comprises: a first sequential input module, for sequentially receiving the M-bit digital data; and a second sequential input module, coupled to the first sequential input module, for sequentially receiving and latching the M-bit digital data from the multiplex output module; and

(d) providing a control unit coupled to the multiplex output module and the first sequential input module, for outputting a selecting control signal to the multiplex output module to control the multiplex output module to periodically select a M-bit digital data from the (N×M)-bit digital data, and outputting a plurality of clock control signals to the first sequential input module to control the first sequential input module to generate a plurality of latch control signals to the second sequential input module to constantly latch the M-bit digital data.

7. The data accessing method of claim 6 , wherein the (N×M)-bit digital data are averagely stored in each of the banks, and the register module receives and latches a (N×M/L)-bit digital data from each bank of the data storage module when transmitting data each time.