IP Library Granted Patent US 8,427,596
Granted Patent B2
US 8,427,596 · App. 12/644,170 · Granted Apr 23, 2013

TFT-LCD array substrate and driving method thereof

Inventor: Zhanjie Ma (Beijing, CN)
Assignee: Beijing Boe Optoelectronics Technology Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,427,596
App. No.
12/644,170
Granted
Apr 23, 2013
Kind
B2
Abstract

The present invention relates to a TFT-LCD array substrate and a driving method thereof. The TFT-LCD array substrate comprises a substrate, on which pixel regions arranged in matrix are formed, a first pixel electrode and a first thin film transistor located in an odd column and a second pixel electrode and a second thin film transistor located in an even column are formed in each pixel region; a first gate line and a second gate line are formed in each pixel region, the first gate line is connected to gate of the first thin film transistor, and the second gate line is connected to gate of the second thin film transistor; one data line is formed in each pixel region, and the data line is connected to source of the first thin film transistor and source of the second thin film transistor, respectively. The present invention reduces the number of data lines and the number of data driving chips or the pins thereof, or, reduces the number of the gate lines and the number of scan driving chips or the pins thereof, and reduces the production cost of the TFT-LCD.

Claims (29)

1. A TFT-LCD array substrate, comprising a substrate, on which pixel regions arranged in matrix are formed, wherein a first pixel electrode and a first thin film transistor located in an odd column and a second pixel electrode and a second thin film transistor located in an even column are formed in each pixel region, drain of the first thin film transistor is connected to the first pixel electrode, and drain of the second thin film transistor is connected to the second pixel electrode, wherein,

a first gate line and a second gate line are formed in each pixel region, the first gate line is connected to gate of the first thin film transistor, and the second gate line is connected to gate of the second thin film transistor; one data line is formed in each pixel region, and the data line is connected to source of the first thin film transistor and source of the second thin film transistor, respectively,

wherein, a selection switching device is further set on the substrate, for receiving a scan driving circuit signal, generating a row scan signal, and outputting the row scan signal to the first gate line and the second gate line in turn, and

wherein, the selection switching device comprises a first selection switching device located at one end of the first gate line and the second gate line, which transmits the row scan signal to the first gate line and the second gate line in turn; and a second selection switching device located at the other end of the first gate line and the second gate line, which transmits the row scan signal to the first gate line and the second gate line in turn.

2. The TFT-LCD array substrate according to claim 1 , wherein, the selection switching device comprises selection switching units having a same number to the number of rows of the pixel region, and each selection switching unit comprises one input terminal, two output terminals, and switches connected between the input terminal and the output terminals; the input terminal is used to receive the scan driving circuit signal, the first output terminal is connected to the first gate line, and the second output terminal is connected to the second gate line; the switches are used to switch on the first gate line and the second gate line in turn according to a clock signal, so that the row scan signal is output to the first gate line and the second gate line in turn.

3. The TFT-LCD array substrate according to claim 2 , wherein,

the switch comprises a third thin film transistor and a fourth thin film transistor; a connection point between source of the third thin film transistor and source of the fourth thin film transistor is used as the input terminal of the selection switching unit; drain of the third thin film transistor is used as a first output terminal of the selection switching unit and is connected to the first gate line; drain of the fourth thin film transistor is used as a second output terminal of the selection switching unit and is connected to the second gate line;

the selection switching device further comprises a first gate line switching-on signal line connected to gate of the third thin film transistor, and a second gate line switching-on signal line connected to gate of the fourth thin film transistor, wherein the clock signal controls the first gate line switching-on signal line and the second gate line switching-on signal line to output high level signals alternately.

4. The TFT-LCD array substrate according to claim 3 , wherein, each selection switching unit further comprises a fifth thin film transistor and a sixth thin film transistor;

source and drain of the fifth thin film transistor are bridged with the first output terminal and the second output terminal of the present selection switching unit, and gate of the fifth thin film transistor is connected to a first output terminal of a selection switching unit in a next row;

source and drain of the sixth thin film transistor are bridged with the first output terminal of the present selection switching unit and a second output terminal of the selection switching unit in the next row, and gate of the sixth thin film transistor is connected to the second output terminal of the present selection switching unit.

5. The TFT-LCD array substrate according to claim 1 , wherein, it further comprises a scan driving circuit for outputting a signal to the selection switching device.

6. The TFT-LCD array substrate according to claim 5 , wherein,

the selection switching device comprises a first selection switching device located at one end of the first gate line and the second gate line, which transmits the row scan signal to the first gate line and the second gate line in turn; and a second selection switching device located at the other end of the first gate line and the second gate line, which transmits the row scan signal to the first gate line and the second gate line in turn;

the scan driving circuit comprises a first scan driving circuit for outputting a signal to the first selection switching device and a second scan driving circuit for outputting a signal to the second selection switching device.

7. A TFT-LCD array substrate, comprising a substrate, on which pixel regions arranged in matrix are formed, wherein a first pixel electrode and a first thin film transistor located in an odd column and a second pixel electrode and a second thin film transistor located in an even column are formed in each pixel region, drain of the first thin film transistor is connected to the first pixel electrode, and drain of the second thin film transistor is connected to the second pixel electrode, wherein,

a first gate line and a second gate line are formed in each pixel region, the first gate line is connected to gate of the first thin film transistor, and the second gate line is connected to gate of the second thin film transistor; one data line is formed in each pixel region, and the data line is connected to source of the first thin film transistor and source of the second thin film transistor, respectively,

wherein a selection switching device is further set on the substrate, for receiving a scan driving circuit signal, generating a row scan signal, and outputting the row scan signal to the first gate line and the second gate line in turn,

wherein the selection switching device comprises selection switching units having a same number to the number of rows of the pixel region, and each selection switching unit comprises one input terminal, two output terminals, and switches connected between the input terminal and the output terminals; the input terminal is used to receive the scan driving circuit signal, the first output terminal is connected to the first gate line, and the second output terminal is connected to the second gate line; the switches are used to switch on the first gate line and the second gate line in turn according to a clock signal, so that the row scan signal is output to the first gate line and the second gate line in turn,

wherein the switch comprises a third thin film transistor and a fourth thin film transistor; a connection point between source of the third thin film transistor and source of the fourth thin film transistor is used as the input terminal of the selection switching unit; drain of the third thin film transistor is used as a first output terminal of the selection switching unit and is connected to the first gate line; drain of the fourth thin film transistor is used as a second output terminal of the selection switching unit and is connected to the second gate line;

the selection switching device further comprises a first gate line switching-on signal line connected to gate of the third thin film transistor, and a second gate line switching-on signal line connected to gate of the fourth thin film transistor, wherein the clock signal controls the first gate line switching-on signal line and the second gate line switching-on signal line to output high level signals alternately, and

wherein, each selection switching unit further comprises a fifth thin film transistor and a sixth thin film transistor;

source and drain of the fifth thin film transistor are bridged with the first output terminal and the second output terminal of the present selection switching unit, and gate of the fifth thin film transistor is connected to a first output terminal of a selection switching unit in a next row;

source and drain of the sixth thin film transistor are bridged with the first output terminal of the present selection switching unit and a second output terminal of the selection switching unit in the next row, and gate of the sixth thin film transistor is connected to the second output terminal of the present selection switching unit.

8. The TFT-LCD array substrate according to claim 7 , wherein, the selection switching device comprises a first selection switching device located at one end of the first gate line and the second gate line, which transmits the row scan signal to the first gate line and the second gate line in turn; and a second selection switching device located at the other end of the first gate line and the second gate line, which transmits the row scan signal to the first gate line and the second gate line in turn.

9. The TFT-LCD array substrate according to claim 7 , wherein, it further comprises a scan driving circuit for outputting a signal to the selection switching device.

10. The TFT-LCD array substrate according to claim 9 , wherein,

the selection switching device comprises a first selection switching device located at one end of the first gate line and the second gate line, which transmits the row scan signal to the first gate line and the second gate line in turn; and a second selection switching device located at the other end of the first gate line and the second gate line, which transmits the row scan signal to the first gate line and the second gate line in turn;

the scan driving circuit comprises a first scan driving circuit for outputting a signal to the first selection switching device and a second scan driving circuit for outputting a signal to the second selection switching device.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 22, 2015
From: BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD
To: BOE TECHNOLOGY GROUP CO., LTD.; BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO. LTD
Reel/Frame 036644/0601 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 22, 2009
From: MA, ZHANJIE
To: BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.
Reel/Frame 023686/0763 →
Priority Claims (1)
CN 2008 1 0240968 · Dec 24, 2008 · national
Continuity (1)
Related Publication 20100157189A1 · Jun 24, 2010