IP Library Granted Patent US 8,462,159
Granted Patent B2
US 8,462,159 · App. 13/533,232 · Granted Jun 11, 2013

Subdividing geometry images in graphics hardware

Inventors: Adam T. Lake (Portland, OR); Carl S. Marshall (Portland, OR)
Assignee: Intel Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,462,159
App. No.
13/533,232
Granted
Jun 11, 2013
Kind
B2
Abstract

A system may include a graphics memory, a data bus, a processor, and a vertex shader. The data bus may be operatively connected to the graphics memory. The processor may send vertex data to the graphics memory via the data bus. The vertex shader may read the vertex data from the graphics memory and may subdivide the vertex data into subdivided vertex data. The vertex shader may also write the subdivided vertex data to the graphics memory.

Claims (33)

1. An apparatus comprising:

a memory; and

a shader, when operational, to subdivide vertex data based in part on display resolution and to store the subdivided vertex data to the memory.

2. The apparatus of claim 1 wherein said shader is a vertex shader.

3. The apparatus of claim 2 wherein said vertex shader is a butterfly technique vertex shader.

4. The apparatus of claim 2 wherein said vertex shader uses loop technique subdivision.

5. The apparatus of claim 2 wherein said vertex shader uses Doo-sabin technique subdivision.

6. The apparatus of claim 1 , said shader to subdivide vertex data differently than other data.

7. The apparatus of claim 6 , said shader to subdivide vertex data more than other data.

8. The apparatus of claim 6 , said shader to subdivide vertex data differently than texture, normal, or color coordinate data.

9. The apparatus of claim 1 including a processor coupled to said memory, said shader to subdivide data after the data has been transferred from the processor to the memory.

10. A computer-implemented method comprising:

subdividing vertex data based in part on display resolution; and

storing the subdivided vertex data to a memory.

11. The method of claim 10 including using a vertex shader to subdivide vertex data.

12. The method of claim 11 including subdividing using a butterfly technique.

13. The method of claim 11 including subdividing using a loop technique.

14. The method of claim 11 including subdividing using a Doo-cabin technique.

15. The method of claim 10 including subdividing vertex data differently than other data.

16. The method of claim 15 including subdividing vertex data more than other data.

17. The method of claim 15 including subdividing vertex data differently than texture, normal, or color coordinate data.

18. The method of claim 10 , said subdividing vertex data after the data has been transferred from a processor to a memory.

19. A non-transitory computer readable medium storing instructions executed by a computer to:

subdivide vertex data based in part on display resolution; and

store the subdivided vertex data to a memory.

20. The medium of claim 19 further storing instructions to use a vertex shader to subdivide vertex data.

21. The medium of claim 20 further storing instructions to subdivide using a butterfly technique.

22. The medium of claim 20 further storing instructions to subdivide using a loop technique.

23. The medium of claim 20 further storing instructions to subdivide using a Doo-sabin technique.

24. The medium of claim 19 further storing instructions to subdivide vertex data differently than other data.

25. The medium of claim 24 further storing instructions to subdivide vertex data more than other data.

26. The medium of claim 24 further storing instructions to subdivide vertex data differently than texture, normal, or color coordinate data.

27. The medium of claim 19 further storing instructions to subdivide vertex data after the data has been transferred from a processor to a memory.

Continuity (5)
Continuation 13238231 · Sep 21, 2011
Continuation 13097312 · Apr 29, 2011
Division 12787520 · May 26, 2010
Division 10926875 · Aug 26, 2004
Related Publication 20120262459A1 · Oct 18, 2012