System for retaining state data
According to one embodiment, a system for retaining M bits of state data of an integrated circuit during power down includes M serially coupled scan flip flops divided into M/N groups, where the M scan flip flops are able to save/restore the M bits of state data. Each group contains a merged scan flip flop coupled to a series of scan flip flops. The merged scan flip flop in each of the groups is coupled to a respective read port of a memory unit, and a final scan flip flop in each of the groups is coupled to a respective write port of the memory unit. The system enables the memory unit to save the M bits of state data in N clock cycles. Each merged scan flip flop has a read select input that enables restoring of the state data into the M scan flip flops in N clock cycles.
1. A system for retaining M bits of state data of an integrated circuit during a power saving mode, said system comprising:
M flip flops divided into M/N groups, each of said groups containing a merged flip flop and a final flip flop, said M flip flops containing said M bits of state data;
said merged flip flop in each of said groups being coupled to a respective read port of a memory unit, said system thereby enabling said memory unit to save said M bits of state data.
2. The system of claim 1 wherein said final flip flop of each of said groups is coupled to a respective write port of said memory unit.
3. The system of claim 1 wherein said system enables said memory unit to save said M bits of state data in N clock cycles.
4. The system of claim 2 wherein said system enables said memory unit to save said M bits of state data in N clock cycles.
5. The system of claim 1 wherein said system enables said memory unit to restore said M bits of state data to said M flip flops in N clock cycles.
6. The system of claim 1 wherein said M flip flops are serially coupled.
7. The system of claim 1 wherein said M flip flops are scan flip flops.
8. The system of claim 1 wherein said final flip flop is a final scan flip flop.
9. The system of claim 1 wherein said merged flip flop is a merged scan flip flop.
10. The system of claim 1 wherein said M serially coupled scan flip flops are powered by a first power supply and wherein said memory unit is powered by a second power supply.
11. The system of claim 1 wherein said M serially coupled scan flip flops are situated in said integrated circuit.
12. The system of claim 1 wherein each of said M flip flops is a scan flip flop, and each of said M flip flops includes a scan input and a corresponding scan output.
13. The system of claim 1 wherein said memory unit is a static random access memory (“SRAM”) configured to save M bit words.
14. The system of claim 1 wherein said system is controlled by a standby signal.
15. The system of claim 1 wherein said integrated circuit is a CPU situated in a portable electronic device.
16. The system of claim 15 wherein said portable electronic device is selected from the group consisting of a cellular telephone, a personal digital assistant (“PDA”), a laptop computer, an MP3 player, and a digital camera.
17. A merged scan flip flop for use in a system for retaining M bits of state data of an integrated circuit during a power saving mode, said merged scan flip flop comprising:
a flip flop configured to save one of said M bits of state data;
a scan input, a read input, and a read select;
wherein upon enabling said read select, said read input is coupled to said flip flop, thus allowing said flip flop to receive and save said one of said M bits of state data from a memory unit.
18. The merged scan flip flop of claim 17 wherein said scan input is selected when said read select is disabled.
19. The merged scan flip flop of claim 17 wherein said scan input and said read input are coupled to said flip flop through a first multiplexer and a second multiplexer.
20. The merged scan flip flop of claim 17 wherein a data input is coupled to said flip flop through said second multiplexer.