IP Library Granted Patent US 8,478,944
Granted Patent B2
US 8,478,944 · App. 13/559,858 · Granted Jul 2, 2013

Method and apparatus for adaptive cache frame locking and unlocking

Inventors: Harry Dwyer (Annandale, NY); John S. Fernando (Coopersburg, PA)
Assignee: Agere Systems LLC
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,478,944
App. No.
13/559,858
Granted
Jul 2, 2013
Kind
B2
Abstract

Most recently accessed frames are locked in a cache memory. The most recently accessed frames are likely to be accessed by a task again in the near future and may be locked at the beginning of a task switch or interrupt to improve cache performance. The list of most recently used frames is updated as a task executes and may be embodied as a list of frame addresses or a flag associated with each frame. The list of most recently used frames may be separately maintained for each task if multiple tasks may interrupt each other. An adaptive frame unlocking mechanism is also disclosed that automatically unlocks frames that may cause a significant performance degradation for a task. The adaptive frame unlocking mechanism monitors a number of times a task experiences a frame miss and unlocks a given frame if the number of frame misses exceeds a predefined threshold.

Claims (20)

1. A method for locking frames in a cache memory, said method comprising the steps of:

storing information from main memory in frames of said cache memory;

monitoring a number of most recently used frames;

locking said number of said most recently used frames if a task is interrupted by another task; and

unlocking frames that cause a performance degradation for a task if a number of frame misses exceeds a predefined threshold.

2. The method of claim 1 , wherein said monitoring step maintains a frame address of said most recently used frames.

3. The method of claim 1 , wherein said monitoring step maintains a flag associated with said most recently used frames.

4. The method of claim 1 , wherein said monitoring step maintains an identifier of the n most recently used frames for each of a plurality of tasks.

5. The method of claim 1 , wherein said locking step does not lock all the frames in a set concurrently.

6. The method of claim 1 , wherein said number of said most recently used frames identifies the most recently accessed 3n/2 frames on average.

7. The method of claim 1 , wherein said step of unlocking further comprises the step of monitoring a number of times a task experiences a frame miss.

8. A cache memory comprising:

a memory element for storing information from main memory in frames of said cache memory;

means for monitoring a number of most recently used frames;

means for locking said number of said most recently used frames if a task is interrupted by another task; and

means for unlocking frames that cause a performance degradation for a task if a number of frame misses exceeds a predefined threshold.

9. The cache memory of claim 8 , wherein said means for locking said frames does not lock all the frames in a set concurrently.

10. The cache memory of claim 8 , wherein said means for unlocking includes a counter for monitoring a number of times a task experiences a frame miss.

11. The cache memory of claim 8 , wherein said cache is a two way set associative cache and said most recently used frames are identified by taking an inverse of a least recently used identifier.

12. The cache memory of claim 8 , wherein said locking is performed if a first task is interrupted by a second task.

Assignments (6)
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LSI CORPORATION; AGERE SYSTEMS LLC
Reel/Frame 037684/0039 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2015
From: AGERE SYSTEMS LLC
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 035365/0634 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: LSI CORPORATION; AGERE SYSTEMS LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032856/0031 →
CERTIFICATE OF CONVERSION Recorded May 16, 2013
From: DWYER, HARRY; FERNANDO, JOHN SUSANTHA
To: AGERE SYSTEMS LLC
Reel/Frame 030427/0246 →
Continuity (2)
Division 09975764 · Oct 9, 2001
Related Publication 20130024620A1 · Jan 24, 2013