IP Library Granted Patent US 8,609,530
Granted Patent B2
US 8,609,530 · App. 13/052,262 · Granted Dec 17, 2013

Method for forming a three-dimensional structure of metal-insulator-metal type

Inventors: Simon Jeannot (Montbonnot Saint Martin, FR); Pascal Tannhof (Montbonnot Saint Martin, FR)
Assignees: STMicroelectronics S.A.; International Business Machines Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,609,530
App. No.
13/052,262
Granted
Dec 17, 2013
Kind
B2
Abstract

A method for forming a capacitive structure in a metal level of an interconnection stack including a succession of metal levels and of via levels, including the steps of: forming, in the metal level, at least one conductive track in which a trench is defined; conformally forming an insulating layer on the structure; forming, in the trench, a conductive material; and planarizing the structure.

Claims (13)

1. A method for forming a capacitive structure in a metal level of an interconnection stack comprising a succession of metal levels and of via levels, comprising the steps of:

(a) forming, in said metal level, at least one conductive track in which a trench is defined;

(b) conformally forming an insulating layer on the metal level;

(c) depositing, in the trench, a conductive material; and

(d) planarizing the structure;

wherein step (a) comprises forming a conductive track in the metal level and then performing a reactive ion etching of the conductive track to form a through trench.

2. The method of claim 1 , wherein step (b) is preceded by a step of forming a conformal conductive layer.

3. The method of claim 1 , wherein the forming of the conductive track comprises an intermediary step of forming of a conductive layer forming a barrier in the conductive track, the etching of the conductive track being selective over said conductive barrier-forming layer.

4. The method of claim 1 , wherein step (a) comprises forming portions of conductive tracks surrounding an insulating region and then selectively etching the insulating region.

5. The method of claim 1 , further comprising, after step (d), a step of forming of a layer forming a barrier against the diffusion of the material of the conductive track.

6. The method of claim 1 , wherein the trench has, in top view, a comb shape.

7. The method of claim 1 , further comprising, after step (b), a step of forming of a conformal conductive layer.

8. The method of claim 1 , further comprising, after step (d), a step of forming of a via level on the metal level in which a conductive via is provided in front of the conductive material.

Assignments (2)
CHANGE OF NAME Recorded Jan 21, 2024
From: STMICROELECTRONICS SA
To: STMICROELECTRONICS FRANCE
Reel/Frame 066357/0693 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 6, 2011
From: JEANNOT, SIMON; TANNHOF, PASCAL
To: STMICROELECTRONICS S.A.; INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 026082/0316 →
Priority Claims (1)
FR 10 52034 · Mar 22, 2010 · national
Continuity (1)
Related Publication 20110227194A1 · Sep 22, 2011