IP Library Granted Patent US 8,624,434
Granted Patent B2
US 8,624,434 · App. 12/754,760 · Granted Jan 7, 2014

Protection circuit and power supply system for flash memory

Inventors: Meng-Shu Lee (Hsinchu Hsien, TW); Ching-Hsien Lee (Hsinchu Hsien, TW); Hao-Jung Li (Hsinchu Hsien, TW); Po-Chun Kuo (Hsinchu Hsien, TW)
Assignee: MStar Semiconductor, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,624,434
App. No.
12/754,760
Granted
Jan 7, 2014
Kind
B2
Abstract

A protection circuit, applied to a flash memory including a power supply pin, includes a capacitor and a switch. A power supply provides a reference voltage. The capacitor is electrically connected to the power supply pin and a ground point. The switch is electrically connected between the power supply pin and the power supply. When the reference voltage is higher than a threshold voltage, the switch is turned on, such that the reference voltage is inputted into the power pin via the switch. When the reference voltage is lower than the threshold voltage, the switch is turned off.

Claims (30)

1. A protection circuit, applied to a flash memory which comprises a power supply pin for receiving a reference voltage provided by a power supply, the protection circuit comprising:

a first capacitor, coupled between the power supply pin and a ground point; and

a first switch, coupled between the power supply pin and the power supply, the first switch configured to be turned on to pass the reference voltage to the power supply pin when the reference voltage is higher than a threshold voltage, and to be turned off when the reference voltage is lower than the threshold voltage,

wherein the first capacitor provides first capacitance, a value of which is determined according to a power consumption amount of the flash memory for a write period.

2. The protection circuit as claimed in claim 1 , wherein the first switch is a diode.

3. The protection circuit as claimed in claim 1 , wherein the power supply charges the first capacitor when the first switch is turned on, and the first capacitor provides power to the power supply pin when the first switch is turned off.

4. The protection circuit as claimed in claim 1 , wherein the flash memory is a NAND flash memory.

5. The protection circuit as claimed in claim 4 , wherein the NAND flash memory is a multi-level cell NAND flash memory.

6. The protection circuit as claimed in claim 1 , wherein the flash memory further comprises a write protection pin, which is coupled to the power supply pin.

7. The protection circuit as claimed in claim 1 , the flash memory further comprising a write protection pin, the protection circuit further comprising:

a resistor, coupled between the write protection pin and the power supply pin; and

a second switch, coupled between the write protection pin and the ground point, the write protection pin being electrically connected to the ground point when the second switch is turned on.

8. The protection circuit as claimed in claim 1 , the flash memory further comprising a write protection pin, and the protection circuit further comprising:

a second capacitor, coupled between the write protection pin and the ground point, the write protection pin being coupled to the power supply via the first switch.

9. The protection circuit as claimed in claim 8 , wherein the second capacitor comprises second capacitance, which is associated with a write period of the flash memory.

10. A power supply system, applied to a flash memory comprising a power supply pin, the power supply system comprising:

a power supply, for providing a reference voltage;

a first switch, coupled between the power supply pin and the power supply, the first switch configured to be turned on to pass the reference voltage to the power supply pin when the reference voltage is higher than a threshold voltage, and to be turned off when the reference voltage is lower than the threshold voltage; and

a first capacitor, coupled between the power supply pin and a ground point, wherein the first capacitor provides first capacitance, a value of which is determined according to a power consumption amount of the flash memory for a write period.

11. The power supply system as claimed in claim 10 , wherein the first switch is a diode.

12. The power supply system as claimed in claim 10 , wherein the power supply charges the first capacitor when the first switch is turned on, and the first capacitor provides power to the power supply pin when the first switch is turned off.

13. The power supply system as claimed in claim 10 , wherein the flash memory is a NAND flash memory.

14. The power supply system as claimed in claim 13 , wherein the NAND flash memory is a multi-level cell NAND flash memory.

15. The power supply system as claimed in claim 10 , wherein the flash memory comprises a write protection pin, which is coupled to the power supply pin.

16. The power supply system as claimed in claim 10 , the flash memory comprising a write protection pin, and the power supply system further comprising:

a resistor, coupled between the write protection pin and the power supply pin; and

a second switch, coupled between the write protection pin and the ground point, the write protection pin being electrically connected to the ground point when the second switch is turned on.

17. The power supply system as claimed in claim 10 , the flash memory comprising a write protection pin, the power supply system further comprising:

a second capacitor, coupled between the write protection pin and the ground point, the write protection pin being coupled to the power supply via the first switch.

18. The power supply system as claimed in claim 17 , wherein the second capacitor comprises second capacitance, which is associated with a write period of the flash memory.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 18, 2021
From: MEDIATEK, INC.
To: SK HYNIX INC.
Reel/Frame 055635/0118 →
MERGER Recorded Oct 8, 2019
From: MSTAR SEMICONDUCTOR, INC.
To: MEDIATEK INC.
Reel/Frame 050665/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 6, 2010
From: LEE, MENG-SHU; LEE, CHING-HSIN; LI, HAO-JUNG; KUO, PO-CHUN
To: MSTAR SEMICONDUCTOR, INC.
Reel/Frame 024191/0295 →
Continuity (2)
Provisional Application 61170116 · Apr 17, 2009
Related Publication 20100265785A1 · Oct 21, 2010