IP Library Granted Patent US 8,769,370
Granted Patent B2
US 8,769,370 · App. 13/583,824 · Granted Jul 1, 2014

Encoding method, decoding method, encoder, and decoder

Inventor: Yutaka Murakami (Osaka, JP)
Assignee: Panasonic Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,769,370
App. No.
13/583,824
Granted
Jul 1, 2014
Kind
B2
Abstract

An encoding method generates a parity bit sequence by encoding an information sequence with feed-forward LDPC convolutional codes based on a plurality of parity check polynomials each having a coding rate of (n−1)/n, then performs an interleaving process and an accumulation process. The accumulation process is an exclusive OR operation performed on bits of the interleaved parity bit sequence and on bits of a delayed accumulated parity bit sequence. A coded sequence is then generated from the information sequence and the accumulated parity bit sequence.

Claims (12)

1. An encoding method, comprising:

generating a parity bit sequence by encoding an information sequence with feed-forward LDPC (Low-Density Parity Check) convolutional codes based on a plurality of parity check polynomials each having a coding rate of (n−1)/n, where n is an integer greater than or equal to two;

generating an interleaved parity bit sequence by performing an interleaving process on the parity bit sequence;

generating an accumulated parity bit sequence by performing an accumulation process on the interleaved parity bit sequence, the accumulation process being an exclusive OR operation performed on bits of the interleaved parity bit sequence and on bits of a delayed accumulated parity bit sequence; and

generating a coded sequence from the information sequence and the accumulated parity bit sequence.

2. A decoding method for decoding a coded sequence, the coded sequence being encoded using a predetermined encoding method involving:

generating a parity bit sequence by encoding an information sequence with feed-forward LDPC (Low-Density Parity Check) convolutional codes based on a plurality of parity check polynomials each having a coding rate of (n−1)/n, where n is an integer greater than or equal to two;

generating an interleaved parity bit sequence by performing an interleaving process on the parity bit sequence;

generating an accumulated parity bit sequence by performing an accumulation process on the interleaved parity bit sequence, the accumulation process being an exclusive OR operation performed on bits of the interleaved parity bit sequence and on bits of a delayed accumulated parity bit sequence; and

generating a coded sequence from the information sequence and the accumulated parity bit sequence, and

the decoding method comprising:

decoding the coded sequence using belief propagation based on a parity check matrix corresponding to the predetermined encoding method.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 30, 2016
From: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
To: SUN PATENT TRUST
Reel/Frame 038299/0213 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 27, 2014
From: PANASONIC CORPORATION
To: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
Reel/Frame 033033/0163 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 18, 2013
From: MURAKAMI, YUTAKA
To: PANASONIC CORPORATION
Reel/Frame 029653/0024 →
Priority Claims (3)
JP 2011-010908 · Jan 21, 2011 · national
JP 2011-061160 · Mar 18, 2011 · national
JP 2011-097670 · Apr 25, 2011 · national
Continuity (1)
Related Publication 20130055049A1 · Feb 28, 2013