IP Library Granted Patent US 8,841,667
Granted Patent B2
US 8,841,667 · App. 13/565,796 · Granted Sep 23, 2014

Transistor structure and driving circuit structure

Inventors: Jyu-Yu Chang (Taichung, TW); Chun-Wei Lai (Taichung, TW); Po-Yuan Shen (Taichung, TW); Wen-Jung Lee (New Taipei, TW); Chih-Wei Tai (Taoyuan County, TW)
Assignee: Au Optronics Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,841,667
App. No.
13/565,796
Granted
Sep 23, 2014
Kind
B2
Abstract

A transistor structure disposed on a substrate includes a gate electrode, a gate insulating layer overlapping the gate electrode, a channel layer overlapping the gate electrode, and a plurality of first electrodes and a plurality of second electrodes overlapping the gate electrode. The gate insulating layer is disposed between the channel layer and the gate electrode. Besides, the gate insulating layer is located among the first electrodes, the second electrodes, and the gate electrode. The first electrodes and the second electrodes are alternately arranged along a first direction. Each of the first electrodes has a first width along the first direction. Each of the second electrodes has a second width along the first direction. A ratio of the first width to the second width ranges from 2 to 20. A driving circuit structure having the transistor structure is also provided.

Claims (19)

1. A transistor structure disposed on a substrate, the transistor structure comprising:

a gate electrode;

a gate insulating layer overlapping the gate electrode;

a channel layer overlapping the gate electrode, the gate insulating layer being located between the channel layer and the gate electrode;

a first connection line overlapping the gate electrode, the first connection line being arranged along a first direction, the gate insulating layer being located between the first connection line and the gate electrode;

a plurality of first electrodes and a plurality of second electrodes, the first and second electrodes overlapping the gate electrode, the gate insulating layer being located among the first electrodes, the second electrodes, and the gate electrode, the first electrodes being located at two sides of the first connection and the first connection line being located between a part of the first electrodes and another part of the first electrodes, the second electrodes being located at two sides of the first connection line and the first connection line being located between a part of the second electrodes and another part of the second electrodes, the first and second electrodes being alternately arranged along the first direction at the two sides of the first connection, the first electrodes being electrically connected to the first connection line, wherein each of the first electrodes has a first width along the first direction, each of the second electrodes has a second width along the first direction, and a ratio of the first width to the second width ranges from 2 to 20; and

a second connection line arranged along the first direction and electrically connected to the second electrodes.

2. The translator structure as recited in claim 1 , wherein when the first electrodes are source electrodes, the second electrodes are drain electrodes, and when the first electrodes are drain electrodes, the second electrodes are source electrodes.

3. The transistor structure as recited in claim 1 , wherein the ratio of the first width to the second width ranges from 2.2 to 10.

4. The transistor structure as recited in claim 1 , wherein the ratio of the first width to the second width ranges from 2.5 to 5.

5. The transistor structure as recited in claim 1 , wherein the first electrodes and the second electrodes extend along a second direction, and the second direction is substantially perpendicular to the first direction.

6. A driving circuit structure disposed on a substrate, the driving circuit structure comprising:

a plurality of shift registers electrically connected to one another, each of the shift registers having at least one transistor structure, each of the at least one transistor structure comprising:

a gate electrode;

a gate insulating layer overlapping the gate electrode;

a channel layer overlapping the gate electrode, the gate insulating layer being located between the channel layer and the gate electrode;

a first connection line overlapping the gate electrode, the first connection line being arranged along a first direction, the gate insulating layer being located between the first connection line and the gate electrode;

a plurality of first electrodes and a plurality of second electrodes, the first and second electrodes overlapping the gate electrode, the gate insulating layer being located among the first electrodes, the second electrodes, and the gate electrode, the first electrodes being located at two sides of the first connection and the first connection line being located between a part of the first electrodes and another part of the first electrodes, the second electrodes being located at two sides of the first connection line and the first connection line being located between a part of the second electrodes and another part of the second electrodes, the first and second electrodes being alternately arranged along the first direction at the two sides of the first connection, the first electrodes being electrically connected to the first connection line, wherein each of the first electrodes has a first width along the first direction, each of the second electrodes has a second width along the first direction, and a ratio of the first width to the second width ranges from 2 to 20; and

a second connection line arranged along the first direction and electrically connected to the second electrodes.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 6, 2012
From: CHANG, JYU-YU; LAI, CHUN-WEI; SHEN, PO-YUAN; LEE, WEN-JUNG; TAI, CHIH-WEI
To: AU OPTRONICS CORPORATION
Reel/Frame 028726/0006 →
Priority Claims (1)
TW 101117988 A · May 21, 2012 · national
Continuity (1)
Related Publication 20130306968A1 · Nov 21, 2013