IP Library Granted Patent US 8,866,139
Granted Patent B2
US 8,866,139 · App. 13/727,027 · Granted Oct 21, 2014

Nonvolatile semiconductor memory device

Inventor: Tsunehiro Ino (Kanagawa, JP)
Assignee: Kabushiki Kaisha Toshiba
H01L29/792H01L29/7881H01L29/513H01L29/42348H01L29/42332H01L29/66833B82Y10/00H01L29/7926H01L29/66825H01L29/7889Y10S977/943
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,866,139
App. No.
13/727,027
Granted
Oct 21, 2014
Kind
B2
Abstract

A nonvolatile semiconductor memory device of an embodiment includes: a semiconductor layer; a first insulating film formed on the semiconductor layer; a charge storage film that is formed on the first insulating film, includes C60 fullerenes, and is not less than 0.5 monolayer but is less than 1.0 monolayer; a second insulating film formed on the charge storage film; and a control electrode formed on the second insulating film.

Claims (70)

1. A nonvolatile semiconductor memory device, comprising:

a semiconductor layer;

a first insulating film formed on the semiconductor layer;

a charge storage film formed on the first insulating film, the charge storage film comprising C60 fullerenes;

a second insulating film formed on the charge storage film; and

a control electrode formed on the second insulating film,

wherein the C60 fullerenes have two molecules short-range order, and do not have long-range order.

2. The device according to claim 1 , wherein the charge storage film is not less than 0.5 monolayer and is less than 1.0 monolayer.

3. A nonvolatile semiconductor memory device, comprising:

a semiconductor layer;

a first insulating film formed on the semiconductor layer;

a charge storage film formed on the first insulating film, the charge storage film comprising C60 fullerenes, the charge storage film being not less than 0.5 monolayer and being less than 1.0 monolayer;

a second insulating film formed on the charge storage film; and

a control electrode formed on the second insulating film,

wherein dimers of the C60 fullerenes are formed when charges are stored in the charge storage film.

4. The device according to claim 1 , wherein the charge storage film comprises a matrix component between the C60 fullerenes.

5. A nonvolatile semiconductor memory device, comprising:

a semiconductor layer;

a first insulating film formed on the semiconductor layer;

a charge storage film formed on the first insulating film, the charge storage film comprising C60 fullerenes, the charge storage film being not less than 0.5 monolayer and being less than 1.0 monolayer;

a second insulating film formed on the charge storage film; and

a control electrode formed on the second insulating film,

wherein the semiconductor layer comprises one of polycrystalline silicon, IGZO (InGaZnO), HIZO (HfInZnO), and InMgO.

6. The device according to claim 1 , wherein the first insulating film comprises one of SiO 2 , SiON, HfSiO, and parylene.

7. The device according to claim 1 , wherein the second insulating film at least one material selected from the group consisting of SiO 2 , SiN, Al 2 O 3 , MgO, CaF 2 , La 2 O 3 , and HfO 2 .

8. The device according to claim 1 , wherein the control electrode comprises one of polycrystalline silicon, tantalum (Ta), and a tantalum compound.

9. A nonvolatile semiconductor memory device, comprising:

a semiconductor layer;

a first insulating film formed on the semiconductor layer;

a charge storage film formed on the first insulating film, the charge storage film comprising C70 fullerenes;

a second insulating film formed on the charge storage film; and

a control electrode formed on the second insulating film,

wherein the C70 fullerenes have two molecules short-range order, and do not have long-range order.

10. The device according to claim 9 , wherein the charge storage film is not less than 0.5 monolayer and is less than 1.0 monolayer.

11. A nonvolatile semiconductor memory device, comprising:

a semiconductor layer;

a first insulating film formed on the semiconductor layer;

a charge storage film formed on the first insulating film, the charge storage film comprising C70 fullerenes, the charge storage film being not less than 0.3 monolayer and being not more than 0.5 monolayer;

a second insulating film formed on the charge storage film; and

a control electrode formed on the second insulating film,

wherein dimers of the C70 fullerenes are formed when charges are stored in the charge storage film.

12. The device according to claim 9 , wherein the charge storage film comprises a matrix component between the C70 fullerenes.

13. A nonvolatile semiconductor memory device, comprising:

a semiconductor layer;

a first insulating film formed on the semiconductor layer;

a charge storage film formed on the first insulating film, the charge storage film comprising C70 fullerenes, the charge storage film being not less than 0.3 monolayer and being not more than 0.5 monolayer;

a second insulating film formed on the charge storage film; and

a control electrode formed on the second insulating film,

wherein the semiconductor layer comprises one of polycrystalline silicon, IGZO (InGaZnO) HIZO (HfInZnO), and InMgO.

14. The device according to claim 9 , wherein the first insulating film comprises one of SiO 2 , SiON, HfSiO, and parylene.

15. The device according to claim 9 , wherein the second insulating film comprises at least one material selected from the group consisting of SiO 2 , SiN, Al 2 O 3 , MgO, CaF 2 , La 2 O 3 , and HfO 2 .

16. The device according to claim 9 , wherein the control electrode comprises one of polycrystalline silicon, tantalum (Ta), and a tantalum compound.

17. A nonvolatile semiconductor memory device, comprising:

a semiconductor layer;

a first insulating film formed on the semiconductor layer;

a charge storage film formed on the first insulating film, the charge storage film comprising molecules or clusters, dimers of the molecules or the clusters being formed when charges are stored in the charge storage film;

a second insulating film formed on the charge storage film; and

a control electrode formed on the second insulating film.

18. The device according to claim 17 , wherein the clusters are electrically conductive fine particles comprising at least one selected from the group consisting of Ag, Au, Cu, Ru, Pt, W, Ta, Rh, Ir, Os, Pd, Nb, Mo, CuS, CuSe, CuSeTe, AgS, AgSe, CuSe, CuSeTe, GeS, GeSe, GeSeTe, TiO containing oxygen defects, RuO containing oxygen defects, TiN, HfN, Si, Ge, and SiGe.

19. A nonvolatile semiconductor memory device, comprising:

a semiconductor layer;

a first insulating film formed on the semiconductor layer;

a charge storage film formed on the first insulating film, the charge storage film comprising molecules or clusters, dimers of the molecules or the clusters being formed when charges are stored in the charge storage film;

a second insulating film formed on the charge storage film; and

a control electrode formed on the second insulating film,

wherein the molecules are of carborane acid, bromocarborane acid, orthocarborane, B 12 N 12 , (BN) 36 , B 15 C 30 N 15 , [Pd 2 @Ge 18 ] 4− , or (CdSe) 34 .

20. The device according to claim 17 , wherein the charge storage film comprises a matrix component between the molecules or the clusters.

21. The device according to claim 17 , wherein the molecules or clusters have short-range order, and do not have long-range order.

22. The device according to claim 21 , wherein the clusters are electrically conductive fine particles comprising at least one selected from the group consisting of Ag, Au, Cu, Ru, Pt, W, Ta, Rh, Ir, Os, Pd, Nb, Mo, CuS, CuSe, CuSeTe, AgS, AgSe, CuSe, CuSeTe, GeS, GeSe, GeSeTe, TiO containing oxygen defects, RuO containing oxygen defects, TiN, HfN, Si, Ge, and SiGe.

23. The device according to claim 17 , wherein the semiconductor layer comprises one of polycrystalline silicon, IGZO (InGaZnO) HIZO (HfInZnO), and InMgO.

Assignments (5)
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043709/0035 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 26, 2012
From: INO, TSUNEHIRO
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 029527/0942 →
Priority Claims (1)
JP 2012-051492 · Mar 8, 2012 · national
Continuity (1)
Related Publication 20130234130A1 · Sep 12, 2013