IP Library Granted Patent US 8,871,612
Granted Patent B2
US 8,871,612 · App. 13/440,640 · Granted Oct 28, 2014

Method for forming a cleaved facet of semiconductor device

Inventors: Young Hun Han (Seoul, KR); Dong Han Yoo (Seoul, KR)
Assignee: LG Innotek Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,871,612
App. No.
13/440,640
Granted
Oct 28, 2014
Kind
B2
Abstract

Embodiments disclose a method including forming at least one compound semiconductor layer on a top r-face of a substrate, forming a line for cleavage on a bottom r-face of the substrate along a length of a guide line, wherein the guide line extends in a (11-22)-plane direction of the substrate, wherein the guide line extends from one portion of an edge to another portion of the edge, and wherein the edge is disposed between the top r-face and the bottom r-face of the substrate, and applying a force to the bottom r-face of the substrate to cleave the substrate along the line for cleavage in the (11-22)-plane direction and to form a cleaved facet along a c-plane of the at least one compound semiconductor.

Claims (22)

1. A method for forming a cleaved facet of a semiconductor device, the method comprising:

forming at least one compound semiconductor layer on a top r-face of a substrate;

forming a line for cleavage on a bottom r-face of the substrate along a length of a guide line,

wherein the guide line extends in a (11-22)-plane direction of the substrate,

wherein the guide line extends from one portion of an edge to another portion of the edge, and

wherein the edge is disposed between the top r-face and the bottom r-face of the substrate, and

applying a force to the bottom r-face of the substrate to cleave the substrate along the line for cleavage in the (11-22)-plane direction and to form a cleaved facet along a c-plane of the at least one compound semiconductor.

2. The method according to claim 1 , wherein the forming of the line for cleavage comprising:

weakening the bottom r-face of the substrate in the (11-22)-plane direction of the substrate, the line for cleavage being formed on the bottom r-face of the substrate.

3. The method according to claim 1 , wherein the line for cleavage is formed by scribing the bottom r-face of the substrate in the (11-22)-plane direction of the substrate.

4. The method according to claim 1 , wherein the line for cleavage is formed by ablating the bottom r-face of the substrate in the (11-22)-plane direction of the substrate.

5. The method according to claim 1 , wherein the line for cleavage is formed by etching the bottom r-face of the substrate in the (11-22)-plane direction of the substrate.

6. The method according to claim 1 , wherein the substrate is a sapphire substrate or spinel substrate.

7. The method according to claim 6 , wherein the substrate has a thickness of 0.0001 to 300 μm.

8. The method according to claim 1 , wherein the at least one compound semiconductor layer includes a group III-V nitride compound semiconductor.

9. The method according to claim 8 , wherein the at least one compound semiconductor layer has at least one diode laser structure.

10. The method according to claim 8 , wherein the at least one compound semiconductor layer has at least one light emitting diode structure.

11. The method according to claim 1 , wherein the at least one compound semiconductor layer is grown on the top r-face of the substrate in a direction perpendicular to a a-plane of the at least one compound semiconductor layer.

12. The method according to claim 1 , wherein the cleaved facet is formed on the at least one compound semiconductor layer in a direction perpendicular to the top r-face of the substrate.

13. The method according to claim 1 , wherein the line for cleavage is formed along an entire length or along at least 95% of the entire length of the guide line.

14. The method according to claim 1 , wherein the at least one compound semiconductor layer has an rms roughness of 0.0001 to 200 μm.

15. The method according to claim 1 , wherein the at least one compound semiconductor layer and the substrate are simultaneously or sequentially cleaved.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 14, 2025
From: SUZHOU LEKIN SEMICONDUCTOR CO., LTD.
To: BOE HC SEMITEK LIMITED(HENGQIN)
Reel/Frame 070521/0027 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 25, 2021
From: LG INNOTEK CO., LTD.
To: SUZHOU LEKIN SEMICONDUCTOR CO., LTD.
Reel/Frame 056366/0335 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 5, 2012
From: HAN, YOUNG HUN; YOO, DONG HAN
To: LG INNOTEK CO., LTD.
Reel/Frame 028002/0764 →
Priority Claims (1)
KR 10-2012-0015985 · Feb 16, 2012 · national
Continuity (1)
Related Publication 20130217209A1 · Aug 22, 2013