IP Library Granted Patent US 8,872,281
Granted Patent B2
US 8,872,281 · App. 13/570,737 · Granted Oct 28, 2014

Silicided trench contact to buried conductive layer

Inventors: Douglas D. Coolbaugh (Highland, NY); Jeffrey B. Johnson (Essex Junction, VT); Peter J. Lindgren (Essex Junction, VT); Xuefeng Lie (South Burlington, VT); James S. Nakos (Essex Junction, VT); Bradley A. Omer (Fairfax, VT); Robert M. Rassel (Colchester, VT); David C. Sheridan (Starkville, MS)
Assignee: International Business Machines Corporation
H01L21/743H01L21/76224
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,872,281
App. No.
13/570,737
Granted
Oct 28, 2014
Kind
B2
Abstract

A trench contact silicide is formed on an inner wall of a contact trench that reaches to a buried conductive layer in a semiconductor substrate to reduce parasitic resistance of a reachthrough structure. The trench contact silicide is formed at the bottom, on the sidewalls of the trench, and on a portion of the top surface of the semiconductor substrate. The trench is subsequently filled with a middle-of-line (MOL) dielectric. A contact via may be formed on the trench contact silicide. The trench contact silicide may be formed through a single silicidation reaction with a metal layer or through multiple silicidation reactions with multiple metal layers.

Claims (43)

1. A semiconductor structure comprising:

a buried conductive layer in a semiconductor substrate;

a trench contact silicide contacting said buried conductive layer and contacting a top surface of a semiconductor layer located above said buried conductive layer;

a middle-of-line (MOL) dielectric located on and within said trench contact silicide; and

a doped semiconductor region that is topologically homeomorphic to a torus, wherein an inner sidewall of said doped semiconductor region laterally contacts a sidewall of said trench contact silicide, and an outer sidewall of said doped semiconductor region is adjoined to, and underlies, said trench contact silicide.

2. The semiconductor structure of claim 1 , further comprising a contact via contacting said trench contact silicide and surrounded by said MOL dielectric.

3. The semiconductor structure of claim 1 , wherein said trench contact silicide has tapered sidewalls.

4. The semiconductor structure of claim 1 , wherein said buried conductor layer is located at a depth in the range from about 2.0 microns to about 8.0 microns.

5. The semiconductor structure of claim 1 , wherein said semiconductor substrate comprises a doped semiconductor region in contact with sidewalls of said trench contact silicide.

6. The semiconductor structure of claim 5 , wherein said doped semiconductor region vertically extends from a top surface of said buried conductive layer to a topmost surface of said semiconductor substrate.

7. The semiconductor structure of claim 1 , wherein said trench contact silicide includes:

a bottom trench contact silicide contacting said buried conductive layer;

a sidewall trench contact silicide adjoining said bottom trench contact silicide; and

a top trench contact silicide located on a top surface of said semiconductor substrate and adjoining said sidewall trench contact silicide.

8. The semiconductor structure of claim 7 , wherein said bottom trench contact silicide, said sidewall trench contact silicide, and said top trench contact silicide have a substantially same composition.

9. The semiconductor structure of claim 7 , wherein said bottom trench contact silicide, said sidewall trench contact silicide, and said top trench contact silicide have a substantially same thickness throughout the entirety thereof.

10. The semiconductor structure of claim 7 , wherein said top trench contact silicide is in contact with one of source and drain regions of a field effect transistor located on said semiconductor substrate.

11. The semiconductor structure of claim 7 , wherein said bottom trench contact silicide and said sidewall trench contact silicide differ from said top trench contact silicide by at least one of composition and thickness.

12. The semiconductor structure of claim 1 , further comprising a contact via structure contacting said trench contact silicide and surrounded by said MOL dielectric.

13. The semiconductor structure of claim 1 , wherein said trench contact silicide has tapered sidewalls, and said buried conductor layer is located below a shallow trench isolation structure and is disjoined from said shallow trench isolation structure.

14. The semiconductor structure of claim 13 , wherein said contact via structure is in contact with said top trench contact silicide.

15. The semiconductor structure of claim 1 , wherein said trench contact silicide includes at least:

a bottom trench contact silicide contacting said buried conductive layer; and

a top trench contact silicide located on a top surface of said semiconductor substrate, wherein said bottom trench contact silicide and said top trench contact silicide differ by at least one of composition and thickness.

16. The semiconductor structure of claim 15 , wherein said bottom trench contact silicide and said top trench contact silicide differ by composition and thickness.

17. A semiconductor structure comprising:

a buried conductive layer in a semiconductor substrate;

a trench contact silicide contacting said buried conductive layer and contacting a top surface of a semiconductor layer located above said buried conductive layer;

a middle-of-line (MOL) dielectric located on and within said trench contact silicide, wherein said trench contact silicide includes:

a bottom trench contact silicide contacting said buried conductive layer;

a sidewall trench contact silicide adjoining said bottom trench contact silicide; and

a top trench contact silicide located on a top surface of said semiconductor substrate and adjoining said sidewall trench contact silicide,

and wherein said bottom trench contact silicide and said sidewall trench contact silicide have a first thickness, said top trench contact silicide has a second thickness, wherein said first thickness and said second thickness are different.

18. The semiconductor structure of claim 17 , wherein said first thickness is greater than said second thickness.

19. A semiconductor structure comprising:

a buried conductive layer in a semiconductor substrate;

a trench contact silicide contacting said buried conductive layer and contacting a top surface of a semiconductor layer located above said buried conductive layer;

a middle-of-line (MOL) dielectric located on and within said trench contact silicide, wherein said trench contact silicide includes:

a bottom trench contact silicide contacting said buried conductive layer;

a sidewall trench contact silicide adjoining said bottom trench contact silicide; and

a top trench contact silicide located on a top surface of said semiconductor substrate and adjoining said sidewall trench contact silicide,

and wherein said bottom trench contact silicide and said sidewall trench contact silicide have a first composition, said top trench contact silicide has a second composition, and said first composition and said second composition are different.

20. The semiconductor structure of claim 19 , wherein said first composition includes a silicide of a metallic element, and said second composition includes a silicide of an alloy of said metallic element and another metallic element.

Continuity (2)
Division 12269069 · Nov 12, 2008
Related Publication 20140239498A1 · Aug 28, 2014